



In-Solution Germanium Selenide Nanosheets as Charge Trapping Layer in Flash Memories

Item Type	Conference Paper
Authors	Elatab, Nazek;Alqahtani, Bashayr
Citation	El-Atab, N., & Alqahtani, B. (2023). In-Solution Germanium Selenide Nanosheets as Charge Trapping Layer in Flash Memories. 2023 Silicon Nanoelectronics Workshop (SNW). https://doi.org/10.23919/snw57900.2023.10183967
Eprint version	Post-print
DOI	10.23919/snw57900.2023.10183967
Publisher	IEEE
Rights	This is an accepted manuscript version of a paper before final publisher editing and formatting. Archived with thanks to IEEE.
Download date	2024-04-21 23:56:56
Link to Item	http://hdl.handle.net/10754/693211

In-Solution Germanium Selenide Nanosheets as Charge Trapping Layer in Flash Memories

Nazek El-Atab¹ and Bashayr Alqahtani¹

¹Program of Electrical and Computer Engineering, Computer Electrical Mathematical Sciences and Engineering, King Abdullah University of Science and Technology, Thuwal, Saudi Arabia.

Email: nazek.elatab@kaust.edu.sa

Abstract — Germanium selenide (GeSe) is a highly promising material with several attractive characteristics, particularly in the field of ferroelectric and phase-change memories due to its outstanding electronic behavior. However, the potential of GeSe as a charge-trapping layer in flash memory has received less attention. Herein, the fabrication of a nonvolatile MOS memory device using GeSe nanosheets as a charge-trapping layer was demonstrated and the materials flakes were examined extensively. The electrical performance of the memory device was investigated. Intriguingly, it exhibited an extraordinarily wide memory window of 9 V under ± 10 V electrical biasing. Additionally, the devices presented high endurance of 10^4 programming and erasing cycles, and reliable charge storage of only 56% loss after 10 years.

I. INTRODUCTION

Layered semiconductors, such as group-IV chalcogenides, that is, MX (M = Ge, Sn; X = S, Se), appear to attract less attention in the context of the tremendous interest in two-dimensional (2D) materials. Meanwhile, these chalcogenides have promising applications in electronic devices due to their fascinating properties of high carrier mobility and air stability. Monolayer GeSe is the only semiconductor among the four alternatives with a direct and small band gap of 1.1 eV[1]. Furthermore, the estimated carrier mobility of monolayer GeSe approaches $10^3 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ [2]. Theoretically, GeSe has greater environmental stability than other 2D materials due to its surface's limited amount of dangling bonds.

The combination of ferroelectric and the ability to switch between amorphous and crystalline phases makes GeSe a genuinely unique and promising candidate for ferroelectric and phase-change memory technologies[3]. This study investigates embedding the in-solution GeSe flakes as a charge-trapping layer (CTL) in the MOS memory structure.

The device fabrication process is illustrated in Fig.1 in steps sequenced from 1 to 6. P+ Si wafer used as substrate and bottom contact. After soaking the samples in acetone and isopropanol (IPA) to clean them, the native oxide was etched using BOE. The thermal atomic layer deposition (ALD) was used to deposit the alumina oxide layers with thicknesses of 7 nm tunnelling and 21 nm blocking at 250°C. The GeSe nanosheets were

deposited by a spin coating process on the top of the tunnelling oxide layer. Lastly, ITO sputtered as top contact by a shadow mask.

II. RESULT AND DISCUSSION

The flakes distribution was investigated using Atomic Force Microscopy presented in Fig.2. Also, X-ray diffraction was performed at room temperature and the appeared peaks in Fig.3 aligned well with the previously reported[4]. Furthermore, GeSe nanosheets exhibit distinctive two peaks at B_{3g}^1 and A_g^1 and their Raman frequency shifts correspond to 149.8 cm^{-1} and 188 cm^{-1} as seen in Fig.4 and agrees with [5].

Capacitance–Voltage (CV) measurements were performed by B1500A Semiconductor Device Analyzer at different biasing voltages. The hysteresis curve revealed a remarkably large memory window of 9 V represented by the shift in threshold voltage of the two sweeps depicted in Fig.5 at ± 10 V biasing voltage. Fig.6 displayed the memory window at different biasing which indicated the huge charge trapping in the GeSe flakes compared to the negligible memory window of the control devices (only 28 nm thickness of alumina oxide without CTL). The device expressed good endurance to 10^4 cycles and a long retention time with only 56% charge loss after 10 years.

In conclusion, this study highlights the potential of GeSe in the field of nonvolatile memory devices.

REFERENCES

- [1] M. Afzaal and P. O'Brien, "Recent developments in II-VI and III-VI semiconductors and their applications in solar cells," *J Mater Chem*, vol. 16, no. 17, pp. 1597–1602, 2006, doi: 10.1039/b512182e.
- [2] Y. Xu *et al.*, "First-principles study on the electronic, optical, and transport properties of monolayer α - and β -GeSe," *Phys Rev B*, vol. 96, no. 24, Dec. 2017, doi: 10.1103/PhysRevB.96.245421.
- [3] G. Liu *et al.*, "The investigations of characteristics of GeSe thin films and selector devices for phase change memory," *J Alloys Compd*, vol. 792, pp. 510–518, Jul. 2019, doi: 10.1016/j.jallcom.2019.04.041.
- [4] S. C. Liu *et al.*, "Investigation of Physical and Electronic Properties of GeSe for Photovoltaic Applications," *Adv Electron Mater*, vol. 3, no. 11, Nov. 2017, doi: 10.1002/aelm.201700141.
- [5] H.R. Chandrasekhar and U. Zwick, "GeSe raman peak," *Solid State Commun*, vol. 18, pp. 1509–1513, 1976.




Figure 1: The MOS memory device fabrication process includes the spin coating technique of GeSe flakes in IPA to form a charge-trapping layer.




Figure 2: AFM scanning of the GeSe flakes spread on Si wafer.




Figure 3: XRD pattern of GeSe flakes on Si wafer. The peaks highlighted in red correspond to the 2D material flakes.




Figure 4: Raman peaks of GeSe nanosheet at 149.8 cm^{-1} and 188 cm^{-1} .




Figure 5: Capacitance-Voltage measurement of MOS memory device at biasing of $\pm 10 \text{ V}$. The wide shift in threshold voltage indicates the 9V memory window.




Figure 6: The increment of memory window capacity at different biasing voltage.