An interconnect-free micro-electromechanical 7-bit arithmetic device for multi-operand programmable computing

Abstract
Computational power density and interconnection between transistors have grown to be the dominant challenges for the continued scaling of complementary metal–oxide–semiconductor (CMOS) technology due to limited integration density and computing power. Herein, we designed a novel, hardware-efficient, interconnect-free microelectromechanical 7:3 compressor using three microbeam resonators. Each resonator is configured with seven equal-weighted inputs and multiple driven frequencies, thus defining the transformation rules for transmitting resonance frequency to binary outputs, performing summation operations, and displaying outputs in compact binary format. The device achieves low power consumption and excellent switching reliability even after 3 × 103 repeated cycles. These performance improvements, including enhanced computational power capacity and hardware efficiency, are paramount for moderately downscaling devices. Finally, our proposed paradigm shift for circuit design provides an attractive alternative to traditional electronic digital computing and paves the way for multioperand programmable computing based on electromechanical systems.

Citation
Zou, X., Yaqoob, U., Ahmed, S., Wang, Y., Salama, K. N., & Fariborzi, H. (2023). An interconnect-free micro-electromechanical 7-bit arithmetic device for multi-operand programmable computing. Microsystems & Nanoengineering, 9(1). https://doi.org/10.1038/s41378-023-00508-0

Publisher
Springer Science and Business Media LLC

Journal
Microsystems & Nanoengineering

DOI
10.1038/s41378-023-00508-0

PubMed ID
37025566

Additional Links
https://www.nature.com/articles/s41378-023-00508-0

Permanent link to this record