Show simple item record

dc.contributor.authorElatab, Nazek
dc.contributor.authorShaikh, Sohail F.
dc.contributor.authorHussain, Muhammad Mustafa
dc.date.accessioned2019-08-18T12:56:03Z
dc.date.available2019-08-18T12:56:03Z
dc.date.issued2019-07-25
dc.identifier.citationEl-Atab, N., Shaikh, S. F. F., & Hussain, M. M. (2019). Nano-scale transistors for interfacing with brain: design criteria, progress and prospect. Nanotechnology. doi:10.1088/1361-6528/ab3534
dc.identifier.doi10.1088/1361-6528/ab3534
dc.identifier.urihttp://hdl.handle.net/10754/656473
dc.description.abstractAccording to the World Health Organization, one quarter of the world's population suffers from various neurological disorders ranging from depression to Alzheimer's disease. Thus, understanding the operation mechanism of the brain enables us to help those who are suffering from these diseases. In addition, recent clinical medicine employs electronic brain implants, despite the fact of being invasive, to treat disorders ranging from severe coronary conditions to traumatic injuries. As a result, the deaf could hear, the blind could see, and the paralyzed could control robotic arms and legs. Due to the requirement of high data management capability with a power consumption as low as possible, designing nanoscale transistors as essential I/O electronics is a complex task. Herein, we review the essential design criteria for such nanoscale transistors, progress and prospect for implantable brain–machine-interface electronics. This article also discusses their technological challenges for practical implementation.
dc.description.sponsorshipAuthors acknowledge generous support by the King Abdullah University of Science and Technology (KAUST) Office of Sponsored Research (OSR), Award No. Sensor Innovation Initiative OSR-2015-Sensors-2707 and KAUST-KFUPM Special Initiative OSR-2016-KKI-2880
dc.publisherIOP Publishing
dc.relation.urlhttp://iopscience.iop.org/article/10.1088/1361-6528/ab3534
dc.rightsThis is an author-created, un-copyedited version of an article accepted for publication/published in Nanotechnology. IOP Publishing Ltd is not responsible for any errors or omissions in this version of the manuscript or any version derived from it. The Version of Record is available online at http://doi.org/10.1088/1361-6528/ab3534
dc.subjectCMOS
dc.subjectorganic transistors, sensors
dc.subjectbiomedical devices
dc.subjectbrain-machine interfacing
dc.subjectbrain implantation
dc.titleNano-scale transistors for interfacing with brain: design criteria, progress and prospect
dc.typeArticle
dc.contributor.departmentComputer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division
dc.contributor.departmentMMH Labs, Computer Electrical Mathematical Science and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia
dc.contributor.departmentElectrical Engineering Program
dc.identifier.journalNanotechnology
dc.rights.embargodate2020-08-13
dc.eprint.versionPre-print
dc.contributor.institutionEECS, University of California, Berkeley, CA, United States of America
kaust.personElatab, Nazek
kaust.personShaikh, Sohail Faizan Faizan
kaust.personHussain, Muhammad Mustafa
kaust.grant.numberOSR-2015-Sensors-2707
kaust.grant.numberOSR-2016-KKI-2880
refterms.dateFOA2019-08-19T05:26:12Z
kaust.acknowledged.supportUnitSensor Innovation Initiative
kaust.acknowledged.supportUnitKAUST-KFUPM Special Initiative


Files in this item

Thumbnail
Name:
IOP Review paper_accepted_Nano-scale transistors for interfacing with brain design criteria progress and prospect.pdf
Size:
2.070Mb
Format:
PDF
Description:
Accepted Manuscript

This item appears in the following Collection(s)

Show simple item record