Improved StrongARM latch comparator: Design, analysis and performance evaluation
AuthorsAlmansouri, Abdullah Saud Mohammed
Al-Turki, Abdullah Turki
Al Attar, Talal
Permanent link to this recordhttp://hdl.handle.net/10754/625683
MetadataShow full item record
AbstractThis paper presents an improved StrongARM latch comparator, designed and simulated in 90nm and 32nm CMOS technologies. The proposed design provides an improvement of 7% in energy efficiency, 14% in speed and an average reduction of 41% in the clock feedthrough, compared to the conventional design. The new architecture also minimizes the area by reducing the required transistors needed for the enhanced performance.
CitationAlmansouri A, Alturki A, Alshehri A, Al-Attar T, Fariborzi H (2017) Improved StrongARM latch comparator: Design, analysis and performance evaluation. 2017 13th Conference on PhD Research in Microelectronics and Electronics (PRIME). Available: http://dx.doi.org/10.1109/PRIME.2017.7974114.
Conference/Event name13th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2017