• Login
    View Item 
    •   Home
    • Research
    • Articles
    • View Item
    •   Home
    • Research
    • Articles
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of KAUSTCommunitiesTitleAuthorsKAUST AuthorsIssue DateSubmit DateSubjectsThis CollectionTitleAuthorsKAUST AuthorsIssue DateSubmit DateSubjects

    My Account

    Login

    Quick Links

    Open Access PolicyORCID LibguidePlumX LibguideSubmit an Item

    Statistics

    Display statistics

    A low-power 802.11 AD compatible 60-GHz phase-locked loop in 65-NM CMOS

    • CSV
    • RefMan
    • EndNote
    • BibTex
    • RefWorks
    Type
    Article
    Authors
    Cheema, Hammad M.
    Arsalan, Muhammad
    Salama, Khaled N. cc
    Shamim, Atif cc
    KAUST Department
    Electrical Engineering Program
    Sensors Lab
    Integrated Microwave Packaging Antennas and Circuits Technology (IMPACT) Lab
    Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division
    Date
    2015-01-23
    Permanent link to this record
    http://hdl.handle.net/10754/564018
    
    Metadata
    Show full item record
    Abstract
    A 60-GHz fundamental frequency phase locked loop (PLL) as part of a highly integrated system-on-chip transmitter with onchip memory and antenna is presented. As a result of localized optimization approach for each component, the PLL core components only consume 30.2 mW from a 1.2 V supply. A systematic design procedure to achieve high phase margin and wide locking range is presented. The reduction of parasitic and fixed capacitance contributions in the voltage controlled oscillator enables the coverage of the complete 802.11 ad frequency band from 57.2 to 65.8 GHz. A new 4-stage distribution network supplying the local oscillator (LO) signal to the mixer, the feedback loop and the external equipment is introduced. The prescaler based on the static frequency division approach is enhanced using shunt-peaking and asymmetric capacitive loading. The current mode logic based divider chain is optimized for low power and minimum silicon foot-print. A dead-zone free phase frequency detector, low leakage charge pump, and an integrated second-order passive filter completes the feedback loop. The PLL implemented in 65 nm CMOS process occupies only 0.6 mm2 of chip space and has a measured locking range from 56.8 to 66.5 GHz. The reference spurs are lower than -40 dBc and the in-band and out-of-band phase noise is -88.12 dBc/Hz and -117 dBc/Hz, respectively.
    Publisher
    Wiley-Blackwell
    Journal
    Microwave and Optical Technology Letters
    ISSN
    08952477
    DOI
    10.1002/mop.28924
    ae974a485f413a2113503eed53cd6c53
    10.1002/mop.28924
    Scopus Count
    Collections
    Articles; Integrated Microwave Packaging Antennas and Circuits Technology (IMPACT) Lab; Electrical Engineering Program; Sensors Lab; Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division

    entitlement

     
    DSpace software copyright © 2002-2019  DuraSpace
    Quick Guide | Contact Us | Send Feedback
    Open Repository is a service hosted by 
    Atmire NV
     

    Export search results

    The export option will allow you to export the current search results of the entered query to a file. Different formats are available for download. To export the items, click on the button corresponding with the preferred download format.

    By default, clicking on the export buttons will result in a download of the allowed maximum amount of items. For anonymous users the allowed maximum amount is 50 search results.

    To select a subset of the search results, click "Selective Export" button and make a selection of the items you want to export. The amount of items that can be exported at once is similarly restricted as the full export.

    After making a selection, click one of the export format buttons. The amount of items that will be exported is indicated in the bubble next to export format.