Hardware stream cipher with controllable chaos generator for colour image encryption
KAUST DepartmentElectrical Engineering Program
Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division
Permanent link to this recordhttp://hdl.handle.net/10754/563320
MetadataShow full item record
AbstractThis study presents hardware realisation of chaos-based stream cipher utilised for image encryption applications. A third-order chaotic system with signum non-linearity is implemented and a new post processing technique is proposed to eliminate the bias from the original chaotic sequence. The proposed stream cipher utilises the processed chaotic output to mask and diffuse input pixels through several stages of XORing and bit permutations. The performance of the cipher is tested with several input images and compared with previously reported systems showing superior security and higher hardware efficiency. The system is experimentally verified on XilinxVirtex 4 field programmable gate array (FPGA) achieving small area utilisation and a throughput of 3.62 Gb/s. © The Institution of Engineering and Technology 2013.
CitationBarakat, M. L., Mansingka, A. S., Radwan, A. G., & Salama, K. N. (2014). Hardware stream cipher with controllable chaos generator for colour image encryption. IET Image Processing, 8(1), 33–43. doi:10.1049/iet-ipr.2012.0586
JournalIET Image Processing