Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77Gbits/s
dc.contributor.author | Mansingka, Abhinav S. | |
dc.contributor.author | Zidan, Mohammed A. | |
dc.contributor.author | Barakat, Mohamed L. | |
dc.contributor.author | Radwan, Ahmed Gomaa | |
dc.contributor.author | Salama, Khaled N. | |
dc.date.accessioned | 2014-06-18T18:31:28Z | |
dc.date.available | 2014-06-18T18:31:28Z | |
dc.date.issued | 2013-07-20 | |
dc.identifier.citation | Mansingka AS, Affan Zidan M, Barakat ML, Radwan AG, Salama KN (2013) Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77Gbits/s. Microelectronics Journal 44: 744-752. doi:10.1016/j.mejo.2013.06.007. | |
dc.identifier.issn | 00262692 | |
dc.identifier.doi | 10.1016/j.mejo.2013.06.007 | |
dc.identifier.uri | http://hdl.handle.net/10754/321913 | |
dc.description.abstract | This paper introduces fully digital implementations of four different systems in the 3rd order jerk-equation based chaotic family using the Euler approximation. The digitization approach enables controllable chaotic systems that reliably provide sinusoidal or chaotic output based on a selection input. New systems are introduced, derived using logical and arithmetic operations between two system implementations of different bus widths, with up to 100x higher maximum Lyapunov exponent than the original jerkequation based chaotic systems. The resulting chaotic output is shown to pass the NIST sp. 800-22 statistical test suite for pseudorandom number generators without post-processing by only eliminating the statistically defective bits. The systems are designed in Verilog HDL and experimentally verified on a Xilinx Virtex 4 FPGA for a maximum throughput of 15.59 Gbits/s for the native chaotic output and 8.77 Gbits/s for the resulting pseudo-random number generators | |
dc.language.iso | en | |
dc.publisher | Elsevier BV | |
dc.relation.url | http://linkinghub.elsevier.com/retrieve/pii/S0026269213001444 | |
dc.rights | Archived with thanks to Microelectronics Journal | |
dc.subject | RNG | |
dc.subject | chaos | |
dc.subject | NIST | |
dc.title | Fully digital jerk-based chaotic oscillators for high throughput pseudo-random number generators up to 8.77Gbits/s | |
dc.type | Article | |
dc.contributor.department | Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division | |
dc.contributor.department | Electrical Engineering Program | |
dc.contributor.department | Physical Science and Engineering (PSE) Division | |
dc.contributor.department | Sensors Lab | |
dc.identifier.journal | Microelectronics Journal | |
dc.eprint.version | Pre-print | |
dc.contributor.institution | Engineering Mathematics Department, Faculty of Engineering, Cairo University, Giza, Egypt | |
dc.contributor.affiliation | King Abdullah University of Science and Technology (KAUST) | |
kaust.person | Mansingka, Abhinav S. | |
kaust.person | Zidan, Mohammed A. | |
kaust.person | Barakat, Mohamed L. | |
kaust.person | Salama, Khaled N. | |
refterms.dateFOA | 2018-06-13T14:27:23Z | |
dc.date.published-online | 2013-07-20 | |
dc.date.published-print | 2013-09 |
Files in this item
This item appears in the following Collection(s)
-
Articles
-
Physical Science and Engineering (PSE) Division
For more information visit: http://pse.kaust.edu.sa/ -
Electrical and Computer Engineering Program
For more information visit: https://cemse.kaust.edu.sa/ece -
Sensors Lab
For more information visit: https://cemse.kaust.edu.sa/sensors -
Computer, Electrical and Mathematical Science and Engineering (CEMSE) Division
For more information visit: https://cemse.kaust.edu.sa/