Show simple item record

dc.contributor.authorMansingka, Abhinav S.
dc.contributor.authorRadwan, Ahmed G.
dc.contributor.authorSalama, Khaled N.
dc.contributor.authorZidan, Mohammed A.
dc.date.accessioned2012-07-29T21:02:50Z
dc.date.available2012-07-29T21:02:50Z
dc.date.issued2011-09-28
dc.identifier.citationMansingka AS, Radwan AG, Zidan MA, Salama KN (2011) Analysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator. 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS). doi:10.1109/MWSCAS.2011.6026596.
dc.identifier.doi10.1109/MWSCAS.2011.6026596
dc.identifier.urihttp://hdl.handle.net/10754/236251
dc.description.abstractThis paper introduces the first fully digital implementation of a 3rd order ODE-based chaotic oscillator with signum nonlinearity. A threshold bus width of 12-bits for reliable chaotic behavior is observed, below which the system output becomes periodic. Beyond this threshold, the maximum Lyapunov exponent (MLE) is shown to improve up to a peak value at 16-bits and subsequently decrease with increasing bus width. The MLE is also shown to gradually increase with number of introduced internal delay cycles until a peak value at 14 cycles, after which the system loses chaotic properties. Introduced external delay cycles are shown to rotate the attractors in 3-D phase space. Bus width and delay elements can be independently modulated to optimize the system to suit specifications. The experimental results of the system show low area and high performance on a Xilinx Virtex 4 FPGA with throughput of 13.35 Gbits/s for a 32-bit implementation.
dc.language.isoen
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.relation.urlhttp://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6026596
dc.titleAnalysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator
dc.typeConference Paper
dc.contributor.departmentComputer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division
dc.contributor.departmentElectrical Engineering Program
dc.contributor.departmentPhysical Science and Engineering (PSE) Division
dc.contributor.departmentSensors Lab
dc.identifier.journal2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)
dc.conference.date7 August 2011 through 10 August 2011
dc.conference.name54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011
dc.conference.locationSeoul
kaust.personMansingka, Abhinav S.
kaust.personRadwan, Ahmed G.
kaust.personZidan, Mohammed A.
kaust.personSalama, Khaled N.
refterms.dateFOA2018-06-13T13:45:50Z
dc.date.published-online2011-09-28
dc.date.published-print2011-08


Files in this item

Thumbnail
Name:
Analysis_of_Bus_Width_and_Delay_on_a_Fully_Digital_Signum_Nonlinearity_Chaotic_Oscillator.pdf
Size:
1.486Mb
Format:
PDF

This item appears in the following Collection(s)

Show simple item record