• Login
    View Item 
    •   Home
    • Academic Divisions
    • Computer, Electrical and Mathematical Sciences & Engineering (CEMSE)
    • Sensors Lab
    • View Item
    •   Home
    • Academic Divisions
    • Computer, Electrical and Mathematical Sciences & Engineering (CEMSE)
    • Sensors Lab
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of KAUSTCommunitiesIssue DateSubmit DateThis CollectionIssue DateSubmit Date

    My Account

    Login

    Quick Links

    Open Access PolicyORCID LibguidePlumX LibguideSubmit an Item

    Statistics

    Display statistics

    Analysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator

    • CSV
    • RefMan
    • EndNote
    • BibTex
    • RefWorks
    Thumbnail
    Name:
    Analysis_of_Bus_Width_and_Delay_on_a_Fully_Digital_Signum_Nonlinearity_Chaotic_Oscillator.pdf
    Size:
    1.486Mb
    Format:
    PDF
    Download
    Type
    Conference Paper
    Authors
    Mansingka, Abhinav S.
    Radwan, Ahmed G.
    Salama, Khaled N. cc
    Zidan, Mohammed A. cc
    KAUST Department
    Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division
    Electrical Engineering Program
    Physical Science and Engineering (PSE) Division
    Sensors Lab
    Date
    2011-09-28
    Online Publication Date
    2011-09-28
    Print Publication Date
    2011-08
    Permanent link to this record
    http://hdl.handle.net/10754/236251
    
    Metadata
    Show full item record
    Abstract
    This paper introduces the first fully digital implementation of a 3rd order ODE-based chaotic oscillator with signum nonlinearity. A threshold bus width of 12-bits for reliable chaotic behavior is observed, below which the system output becomes periodic. Beyond this threshold, the maximum Lyapunov exponent (MLE) is shown to improve up to a peak value at 16-bits and subsequently decrease with increasing bus width. The MLE is also shown to gradually increase with number of introduced internal delay cycles until a peak value at 14 cycles, after which the system loses chaotic properties. Introduced external delay cycles are shown to rotate the attractors in 3-D phase space. Bus width and delay elements can be independently modulated to optimize the system to suit specifications. The experimental results of the system show low area and high performance on a Xilinx Virtex 4 FPGA with throughput of 13.35 Gbits/s for a 32-bit implementation.
    Citation
    Mansingka AS, Radwan AG, Zidan MA, Salama KN (2011) Analysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator. 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS). doi:10.1109/MWSCAS.2011.6026596.
    Publisher
    Institute of Electrical and Electronics Engineers (IEEE)
    Journal
    2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)
    Conference/Event name
    54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011
    DOI
    10.1109/MWSCAS.2011.6026596
    Additional Links
    http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6026596
    ae974a485f413a2113503eed53cd6c53
    10.1109/MWSCAS.2011.6026596
    Scopus Count
    Collections
    Conference Papers; Physical Science and Engineering (PSE) Division; Electrical Engineering Program; Sensors Lab; Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division

    entitlement

     
    DSpace software copyright © 2002-2021  DuraSpace
    Quick Guide | Contact Us | Send Feedback
    Open Repository is a service hosted by 
    Atmire NV
     

    Export search results

    The export option will allow you to export the current search results of the entered query to a file. Different formats are available for download. To export the items, click on the button corresponding with the preferred download format.

    By default, clicking on the export buttons will result in a download of the allowed maximum amount of items. For anonymous users the allowed maximum amount is 50 search results.

    To select a subset of the search results, click "Selective Export" button and make a selection of the items you want to export. The amount of items that can be exported at once is similarly restricted as the full export.

    After making a selection, click one of the export format buttons. The amount of items that will be exported is indicated in the bubble next to export format.