FPGA Acceleration of Structured-Mesh-Based Explicit and Implicit Numerical Solvers using SYCL

K. Kamalakkannan  
G.R. Mudalige  
University of Warwick, UK  
kamalavasan.kamalakkannan,g.mudalige@warwick.ac.uk

I.Z. Reguly  
Pazmany Peter Catholic University  
Hungary  
reguly.istvan@itk.ppke.hu

S.A. Fahmy  
King Abdullah University of Science and Technology (KAUST)  
Saudi Arabia  
suhaib.fahmy@kaust.edu.sa

ABSTRACT
We explore the design and development of structured-mesh based solvers on current Intel FPGA hardware using the SYCL programming model. Two classes of applications are targeted: (1) stencil applications based on explicit numerical methods and (2) multi-dimensional tridiagonal solvers based on implicit methods. Both classes of solvers appear as core modules in a wide-range of real-world applications ranging from CFD to financial computing. A general, unified workflow is formulated for synthesizing them on Intel FPGAs together with predictive analytic models to explore the design space to obtain near-optimal performance. Performance of synthesized designs, using the above techniques, for two non-trivial applications on an Intel PAC D5005 FPGA card is benchmarked. Results are compared to performance of optimized parallel implementations of the same applications on a Nvidia V100 GPU. Observed runtime results indicate the FPGA providing better or matching performance to the V100 GPU. However, more importantly the FPGA solutions provide 59%-76% less energy consumption for their largest configurations, making them highly attractive for solving workloads based on these applications in production settings. The performance model predicts the runtime of designs with high accuracy with less than 5% error for all cases tested, demonstrating their significant utility for design space explorations. With these tools and techniques, we discuss determinants for a given structured-mesh code to be amenable to FPGA implementation, providing insights into the feasibility and profitability of a design, how they can be codified using SYCL and the resulting performance.

KEYWORDS
FPGA, SYCL, Stencil Applications, Explicit solvers, Implicit Solvers

1 INTRODUCTION
Field Programmable Gate Arrays (FPGAs) have gained traction as accelerator devices, particularly due to their low power consumption and re-programmability. Their utility in accelerating scientific computing workloads have recently been gaining interest in the high performance computing (HPC) community with several studies showing competitive or better performance compared to traditional CPU/GPU architectures, for select classes of applications [9, 13, 19, 27].

Compared to CPUs or GPUs, FPGAs do not have a fixed general purpose architecture to be programmable with software. Instead, a tailored data-path for the computation is synthesized using a variety of basic circuit elements. However, to gain good performance, significant effort is needed, for example by creating pipelined custom datapaths, replication of compute units and exploiting locality such that data can be reused by fitting on to fast on-chip memory. FPGA hardware designers/vendors such as Xilinx and Intel have attempted to support the development effort with high-level synthesis tools (HLS) that can translate high-level languages such as C/C++ or OpenCL, producing designs targeting FPGAs. However, these tools still require low-level modifications and specialized handling of the codes to produce performant designs. A recent addition to the high-level programming models for FPGAs is Intel’s OneAPI, itself based on the SYCL programming model. Currently, it mainly supports (at a production level) the programming of Intel FPGA hardware and aims to provide a unifying model for programming Intel’s many hardware offerings, from Xeon CPUs, Xe GPUs and FPGAs. Given the novelty of SYCL and its use for programming FPGAs, the underlying goal of this paper is to investigate how SYCL can be used for obtaining the best performance from Intel’s FPGA devices. We make the following specific contributions:

(1) Based on design strategies developed in previous work [19, 20], in this paper we develop a generalized workflow for formulating optimized FPGA designs with SYCL, targeting Intel FPGAs for two classes of structured-mesh based solvers: (1) stencil applications based on explicit numerical methods and (2) multi-dimensional tridiagonal solvers based on implicit methods. Given FPGA resource constraints, we exploit features of the application classes, that lend to gaining higher optimizations. These include the iterative nature of the numerical methods, particularly in implementing explicit/implicit solvers and as observed in many production settings, the need to solve large numbers of independent problems on multiple meshes, leading to batched solves. Predictive analytic models are developed alongside the above workflows to support the design space explorations.
We believe that taken together, this simplifies and standardizes the where explicit mesh connectivity information is required to im-
putational fluid dynamics (CFD), computational electromagnetics
(CEM) in the form of iterative solvers. For example the finite differ-
tence scheme for the solution of a generic PDE can be given by the
2 BACKGROUND

The rest of this paper is organized as follows: Section 2 begins with background on structured mesh solvers, both explicit and implicit, their underlying algorithms together with previous work that explored FPGA implementations for this class of applications. Section 3 and Section 4 presents the main contributions, detailing the design extensions for each class of applications. Section 5 details the experimental results, specifically performance results. Finally, Section 6 presents conclusions from the work.

2.1 Explicit and Implicit Methods

Computations on a structured mesh can be most commonly character-
ized as calculations performed on a “rectangular” multi-dimen-
sional set of mesh points. The regular nature of the domain, therefore
allows the neighborhood of a mesh point to be easily computed, the
most common form being the fixed data access pattern provided by a
stencil. This is in contrast to unstructured-mesh applications [8] where explicit mesh connectivity information is required to im-
plement computations over mesh elements. The main motivating
numerical method for stencil computations is the solution to Par-
tial Differential Equations (PDEs), specifically based on the finite
difference method. These techniques are used extensively in com-
putational fluid dynamics (CFD), computational electromagnetics
(CEM) in the form of iterative solvers. For example the finite differ-
ence scheme for the solution of a generic PDE can be given by the
2D explicit equation (1):

\[ U_{x,y}^{t+1} = aU_{x-1,y}^t + bU_{x+1,y}^t + cU_{x,y-1}^t + dU_{x,y+1}^t + eU_{x,y}^t \]

Here, \( U \) is a 2D mesh and \( a, b, c, d, \) and \( e \) are coefficients. In this example \( U \) is accessed at spatial mesh points \((x-1,y), (x+1,y), (x,y-1), (x,y+1)\), and \((x,y)\) which forms a five point stencil. The above scheme is noted as an explicit scheme where the computation iterates over the full rectangular mesh, updating the solution at each mesh point, for the current time step, \( t+1 \), using the solution from the previous time step, \( t \). The time step iteration usually continues until a steady state solution is achieved. In contrast an implicit scheme would update the solution at the current time step using values from the same time step. Thus, in explicit methods, there is a data dependency only for the computations among multiple time step iterations where each mesh point calculation within a time iteration can be computed in parallel. However, in implicit methods a further dependency in the spatial domain is also introduced. This may lead to a much faster convergence to the final solution, but enforces an order in which a computation iterates over the mesh leading to limited parallelism.

Considering implicit schemes, one used extensively in areas such as financial computing is the solution to multi-dimensional tridiagonal systems, which we focus on in this paper. Tridiagonal solvers are frequently used in the Alternating Direction Implicit (ADI) time discretization problems [14, 28] preferred in industry. Tridiagonal systems arise from the need to solve a system of linear equations as given in equation (2), where \( a_0 = c_{N-1} = 0 \). Its matrix form \( Ax = d \) can be stated as in equation (3).

\[
\begin{bmatrix}
    b_0 & c_0 & 0 & \ldots & 0 \\
    a_1 & b_1 & c_1 & \ldots & 0 \\
    0 & a_2 & b_2 & \ldots & 0 \\
    \vdots & \vdots & \vdots & \ddots & \vdots \\
    0 & 0 & \ldots & a_{N-1} & b_{N-1}
\end{bmatrix}
\begin{bmatrix}
    u_0 \\
    u_1 \\
    u_2 \\
    \vdots \\
    u_{N-1}
\end{bmatrix}
= 
\begin{bmatrix}
    d_0 \\
    d_1 \\
    d_2 \\
    \vdots \\
    d_{N-1}
\end{bmatrix}
\]

The solution to such systems of equations are well known, including the Thomas algorithm [36] which carries out a specialized form of Gaussian elimination, the PCR algorithm [16] and the Spike algorithm [29].

Many previous works for synthesizing stencil computations on FPGAs, have been presented. Early works such as [33–35] used low-level Hardware Description Languages (HDL) for describing the architectures. Modern HLS tools based work such as [10, 11, 13, 19, 21, 30, 37, 38, 40] have showcased key workflows and optimizations in synthesizing stencil applications using high-level languages such as C++ and OpenCL on a variety of FPGAs from Xilinx to Intel. Similarly, implicit schemes based solvers such as tridiagonal systems solvers have been implemented in works such as [20, 23–
25, 39] including for multi-dimensional multiple tridiagonal solvers in addition to vendor supplied libraries such as [3]. In our present work, the aim is to investigate how the SYCL programming model can be used to synthesize high-performance implementations of these solvers on Intel FPGAs and showcase the challenges and opportunities to elucidate solutions using this new programming model.
using namespace sycl;

void stencil_WI(queue &q,
    buffer<float,2> b_data_in,
    buffer<float,2> b_data_out,
    int size0, int size1,
    int block0, int block1)
{
    q.submit([=] (handler& h){
        accessor in(b_data_in, h);
        accessor out(b_data_out, h);

        range<2> local_range(block0, block1);
        range<2> global_range(size0, size1);

        h.parallel_for<
            range<2> global_range(size0, size1);
        }
    });

    h.single_task<class stencil_ST>([=](){
        float window1[1024];
        float window2[1024];
        accessor out(b_data_out, h);

        /* +1 due to one row delay through window buffer */
        float s_11;
        float s_12;
        float s_10;

        int x = 0; int y = 0; x++;
        float s_12;
        float s_11;
        float s_10;

        if(x > 0 && y > 0 && x < size0-1 && y < size1-1){
            float r = (in[x][y-1] + in[x][y+1])*0.125f +
                      in[x][y]*0.5f;
            out[x][y] = r;
        }
    });
}

Figure 1: NDRange based stencil computation

2.2 Intel FPGAs and SYCL

An FPGA device in general, consists of basic circuit elements such as configurable logic known as adaptive logic modules (ALMs) that include lookup tables (LUT) and registers, specialized blocks such as random-access-memory blocks (640-bit MLABs and 20K bits M20K) and Digital Signal Processing (DSP) blocks. These are interconnected via a rich routing fabric providing large bandwidth between elements. A computation/algorithm is implemented on an FPGA by combining these circuit elements, designing a custom data-path through them, essentially setting up a hardware pipeline. In addition to on-chip memory, FPGAs come with large external memory and in modern devices and a further block of memory consisting of 3D stacked High Bandwidth Memory (HBM2). Managing the movement of data between these different types of memory is key to achieving high performance. Basic mathematical operations are generally implemented using the DSP units and a single unit can do one $27 \times 27$ multiplication or two $18 \times 18$ multiplication per clock. Double precision (FP64) accumulation is also supported. In addition, Intel FPGAs include DSP blocks which also support low latency single precision (FP32) ADD, SUB, MUL and ACCU operations. As a given circuit design grows and begins to occupy a larger portion of the FPGA, routing (i.e. connecting all the circuit elements together) becomes more challenging, and can reduce the achievable clock frequency and hence overall performance. In this aspect, Intel’s Hyperflex technology [17] gives more flexibility in routing which helps achieve better clock frequency.

The recently introduced Data Parallel C++ (DPC++) programming model\(^1\) based on the SYCL programming model to program FPGAs follows OpenCL. Here, the portions of the program to be

\(^1\)We use the terms DPC++ and SYCL interchangeably in this work due to the use of Intel target hardware.
a multiple instructions single data (MISD) model. A sequence of kernels within nested loops then leads to flattening the loop nests and fusing the loops (see discussion in Section 3), of course within the resource limits of the FPGA for implementing the computation. With SYCL, such a single task kernel can be codified as in Figure-2.

In contrast to OpenCL, which is used by most of the previous work on Intel FPGAs [18, 24, 25, 37, 38, 40, 41], SYCL provides a higher level of abstraction, including removing much of the fixed “boiler-plate” code segments required to setup the device. Additionally, kernel arguments need not be set explicitly and data is automatically moved from host to device through sycl::buffers.

Device memory is released when these buffers run out of scope. Essentially, the SYCL run-time makes sure that data is available on device/host before the execution of the kernel/host part of program.

The runtime additionally analyzes data dependencies where a kernel consuming dependent data will not be scheduled for execution until completion of kernels that produce that data. This introduces the limit of only one kernel being able to write to a data structure at a time. An example of issues due to this limitation include the challenge of moving the time-marching loop in an explicit stencil computation to the FPGA. This and other key designs for synthesizing the two classes of applications on Intel FPGAs using SYCL are discussed in the next two sections.

3 STENCIL SOLVERS

Previous work in [19] developed a generalized workflow for synthesizing stencil applications on Xilinx FPGAs. In this section we build on this design flow to extend it to Intel FPGAs with SYCL. The full FPGA designs implemented with SYCL can be found in [4].

Nested Loop Unrolling: The workflow in [19], considered a given stencil application as specified by equation (1), to be a sequence of repeating nested loops iterating over the mesh. The repeating of nested loops, as discussed before, occurs due to the implementation of a time-marching outer loop. On an FPGA, a single nested loop’s body, consisting of the elemental computation per iteration will need to be synthesized using the basic circuit elements we noted before. This will essentially create a circuit pipeline, through which input data will flow through, with each clock cycle of the device. The pipeline will need to be started up, requiring some clock cycles equal to the depth of the pipeline (which depends on the complexity of the elemental computation synthesized) and outputting the result from the computation for each inner iteration.

For best performance we would like to get an output per clock cycle. However, encompassing this elemental computation in multiple levels of the loop nest can be detrimental to performance due to the need to flush the results from the inner loop, which can take a long time, leading to a stall in the pipeline when moving to successive outer iterations of the loop nest[11]. As we alluded to previously, a multi-dimensional nested loops should therefore be flattened to a 1D loop either manually or by using HLS directives. With SYCL (specifically with the Intel® oneAPI DPC++/C++ compiler, Intel’s implementation of a SYCL compiler), we can easily achieve this by using the loop_coalesce attribute specified as a pragma to the nested loop.

Vectorisation (Cell Parallel method): Replicating the circuitry for the elemental computation can also be done, provided (1) there are no data dependencies between the nested loop iterations and (2) there are enough resources available for synthesis on the FPGA (e.g. DSP units, FP cores etc.). For stencil applications there are no such dependencies. This will lead to multiple pipelines (number limited by resources) operating in parallel, similar in operation to a vector operation on CPUs. This technique is also known as the cell-parallel method [37, 38], where if you visualize the stencil computation implemented with a loop as a loop over a regular multi-dimensional rectangle of mesh points/cells, this method will compute multiple “cells” in parallel. For SYCL synthesis, this requires reading a wider block of memory, we prefer to program with a struct based data type as in Figure 3.

Window Buffers: Next, the design flow from [19] specifies the need to stream data from/to external (DDR4) and near-chip (HBM2) memories to/from on-chip MLABs/M20Ks to feed the computational pipeline efficiently. A perfect data reuse path can be created by (1) using a First-In-First-Out (FIFO) buffer to fetch data from DDR4/HBM memory without interruption (allowing burst transfers) to on-chip memory, and then (2) by caching mesh points using the multiple levels of memory, from registers to MLABs/M20Ks. This is known as implementing a window buffer [15]. To implement such a data-reuse path with SYCL, the external/near-chip memory read, computation and write back to external/near-chip memory each were codified as a separate SYCL kernel with sycl::::pipes, a DPC++ extension, used to move data between the kernels. These kernels operate in parallel. A basic window buffer setup can be seen in Figure 2 lines 11-12 and lines 17-20 where we are reading and writing values such that a certain length of data is buffered in the window.

Unrolling Iterative (time-marching) loop / Step Parallel method: Next step in the design strategy is to unroll the iterative (time-marching) loop which can include one or more stencil loops over the rectangular mesh. This allows the results from a previous iteration (time-step) to be input into the next iteration without needing to write results back to external memory. This technique has been called the step-parallel method where the unrolling yields multiple compute modules, again replicating circuitry. This technique leads to increased throughput without the need for additional external memory bandwidth, but the loop unrolling factor depends on the complexity of the elemental computation synthesized (and other key designs) to on-chip memory, and then (2) by caching mesh points using the multiple levels of memory, from registers to MLABs/M20Ks. This is known as implementing a window buffer [15]. To implement such a data-reuse path with SYCL, the external/near-chip memory read, computation and write back to external/near-chip memory each were codified as a separate SYCL kernel with sycl::::pipes, a DPC++ extension, used to move data between the kernels. These kernels operate in parallel. A basic window buffer setup can be seen in Figure 2 lines 11-12 and lines 17-20 where we are reading and writing values such that a certain length of data is buffered in the window.

Unrolling Iterative (time-marching) loop / Step Parallel method: Next step in the design strategy is to unroll the iterative (time-marching) loop which can include one or more stencil loops over the rectangular mesh. This allows the results from a previous iteration (time-step) to be input into the next iteration without needing to write results back to external memory. This technique has been called the step-parallel method where the unrolling yields multiple compute modules, again replicating circuitry. This technique leads to increased throughput without the need for additional external memory bandwidth, but the loop unrolling factor depends on the complexity of the elemental computation synthesized (and other key designs) to on-chip memory, and then (2) by caching mesh points using the multiple levels of memory, from registers to MLABs/M20Ks. This is known as implementing a window buffer [15]. To implement such a data-reuse path with SYCL, the external/near-chip memory read, computation and write back to external/near-chip memory each were codified as a separate SYCL kernel with sycl::::pipes, a DPC++ extension, used to move data between the kernels. These kernels operate in parallel. A basic window buffer setup can be seen in Figure 2 lines 11-12 and lines 17-20 where we are reading and writing values such that a certain length of data is buffered in the window.

```
/* Data type for wider data path */
struct dPath16 {
    float data[16];
};

for(int i = 0; i < total_itr; i++){
    struct dPath16 s_1_0, s_1_1, s_1_2, vec_wr;
    /* other declarations, index calculation, window buffer*/
    #pragma unroll VFACCTOR
    for(int v = 0; v < VFACCTOR; v++){
        int i_ind = i *VFACCTOR + v;
        float val = (s_1_0.data[v]+s_1_2.data[v])*0.125f + 
                     s_1_1.data[v]*0.5f;
        vec_wr.data[v] = (i_ind > 0 && i_ind<nx-1 && j>1 && j<ny ) \ 
                         ? val : s_1_1.data[v];
    }
    /* writing results to pipe */
}
```

Figure 3: vectored stencil computation

K. Kamalakkannan
G.R. Mudalige, I.Z. Reguly, and S.A. Fahmy
using namespace sycl;

template <int id> struct stencil_compute_id;

template<int idx, int DMAX, int VFACTOR>
void stencil_compute(queue &q, int size0, int size1){
    q.submit([=] (handler h){
        h.single_task<class stencil_compute_id<idx>>([=] (){
            ...
            ...
            ...
            ...
        });
    });
}

Figure 4: stencil compute kernel skeleton

template <int N> struct itr_loop {
    static void instantiate(queue &q, int nx, int ny){
        itr_loop<N>::::instantiate(q, nx, ny);
    }
};

Figure 5: Pipelining stencil compute kernels

once more on available FPGA resources and also internal memory capacity [19].

Unrolling the iterative loop will instantiate the same stencil loop’s kernel many times. Thus we use a template based stencil computation function to produce unique names (see Figure 4, line 2). While unique kernel names are optional in SYCL 2020, unique kernel names are used here to create multiple instance of same kernels on FPGA. As noted before, to move data from one kernel to another, internally, SYCL uses pipes [7] which are similar to streams (e.g. hls::stream) in Vivado C++ on Xilinx FPGAs. Thus, a stencil kernel will get input from a pipe and it will push the output to another pipe. As such, pipes should also be unique to indicate the connection between the unique producer/consumer kernels. An indexable pipe array can be created using a struct construct to obtain unique pipes. We use the index from the instantiated template of the stencil compute function for kernels name and choose the pipes as illustrated in Figure 4.

Unrolling of the time-marching loop can be implemented in SYCL using a template based recursive struct function and with a template specialization as in Figure 5. Here we note that, stencil_compute kernel pops the input data from and pushes the result to the relevant pipes with the adjacent index on the pipe array. Using these techniques we can create a kernel pipeline with any given iterative loop unroll factor of \(N\).

Batching: The above compute kernel pipeline with read/write kernels and unrolled iterative loop will give good performance for larger mesh sizes which hides the kernel call time on the device, However, for smaller meshes which usually have smaller execution times the kernel calling overhead is a significant portion of the

\[
\text{times the kernel calling overhead is a significant portion of the}
\]

\[
\text{larger mesh sizes which hides the kernel call time on the device.}
\]

\[
\text{kernels and unrolled iterative loop will give good performance for}
\]

\[
\text{loop unroll factor of} \quad N
\]

\[
\text{techniques we can create a kernel pipeline with any given iterative}
\]

\[
\text{specialization as in Figure 5. Here we note that,}
\]

\[
\text{stencil_compute}
\]

\[
\text{using a template based recursive struct function and with a template}
\]

\[
\text{instantiate(queue &q, int nx, int ny){
        itr_loop<N>::::instantiate(q, nx, ny);
    }
};

\]

\[
\text{Figure 6: Global memory read-write loop}
\]

\[
\text{total runtime. Additionally, on FPGAs a further overhead is caused}
\]

\[
\text{by the latency of the processing pipeline compared to the time to}
\]

\[
\text{process the mesh. A key development from [19] is to amortize these}
\]

\[
\text{overheads by executing a larger number (a batch) of smaller meshes.}
\]

\[
\text{Batching will then involve grouping together meshes with the same}
\]

\[
\text{dimensions, leading to increased overall throughput of problems}
\]

\[
\text{solved per time unit. As indicated in [19], in practice, the mesh can}
\]

\[
\text{be extended in the last dimension by stacking up the small meshes.}
\]

\[
\text{Now, compute latencies for pipeline startup also only occur once}
\]

\[
\text{at the start of the batched solve. No special techniques in SYCL}
\]

\[
\text{is required to program batching and we discuss and quantify the}
\]

\[
\text{performance implications of batching later in section 3.1}
\]

Reducing kernel call overhead: While batching provides a reasonably good way to hide kernel call overheads, it really needs large batch sizes to be effective. For example for the RTM application, we benchmark later in the paper, a 3D mesh of size 32 \times 32 \times 32 require a batch size of 1000 (i.e. 1000 meshes) to hide kernel call latency. A general solution for this problem is to move the time-marching loop to the FPGA [19]. When the host executes the time-marching loop, the read and write kernels are called by swapping the memory locations and the runtime can schedule the read kernel and write kernel at the same time as each access different data structures. In this case the host has to wait until completion of the dependant kernels, providing an implicit sync point. However, if the time-march loop is moved to the device (i.e. FPGA), then both the read and write kernels will need to be called with both the read and write memory locations together with a signal/flag (through a pipe) to notify the read kernel that the write kernel has completed writing to the specified memory locations. In this case the SYCL runtime will note this as a data dependency, leading to a deadlock. The run-time will wait for write module to complete first before scheduling the read kernel, hanging the kernel pipeline. In contrast on Xilinx FPGAs using C++ for Vivado [19], such a deadlock will not occur as a more hand-tuned complete data-flow path can be created from read, compute to write within the iterative loop in a single kernel.

A solution can be attempted to avoid a deadlock, by fusing global memory read and write accesses into one nested loop as in Figure 6, creating one single kernel. Attribute intel::ivdep is used to instruct the compiler that there are no memory access dependencies in the inner loop allowing the compiler to fully pipeline the inner loop. Pipelining is disabled for outer loop due to data dependency between iterations as the inner loop’s read and write locations are
swapped in each iteration. However, this implementation will also result in a deadlock or poor performance if pipe read is not delayed correctly. To understand the issues we need to look at how statements inside a kernel are scheduled and how an iteration of a loop moves through the stages of the compute pipeline for each clock cycle on the FPGA.

In Figure 6, Pipe read and write are blocking operations, where the loop iteration will not continue until both operations are completed. Here vecR is loaded from memory and will be pushed to the pipe and will go through the compute pipeline before returning as an output result vecW through another pipe for read. There are number of clock cycles between the first push of vecR and first pop of vecW. Assume for example read (rd) and write (wr) are scheduled at the 10th and 800th clocks (exact clocks at which rd and wr are scheduled could be obtained from the kernel schedule viewer section of the report generated by Intel’s DPC++ compiler). Then for loop iteration 0, rd and wr operations are scheduled at 10th and 800th clocks and for iteration 1 they are scheduled at 11th and 801th clocks and so on. If first rd is not successful until the 50th clock cycle, then first wr can only occur at the 840th clock. Such a blocking can be avoided by introducing a delay as done in the conditional statement line 10 in Figure 6.

To calculate the required delay, assume rd, wr operations are scheduled at clkrd and clkwrd and there are S number of pipeline stages between pipe 1dx1 and pipe 1dx2. In this case, data pushed to pipe 1dx1 will come back to pipe 1dx2 only after S clock cycles. Hence, we have to delay the pipe read by delay d >= clkrd - clkwrd + S number of loop iterations to avoid stalling of pipeline (here we assume uniform data path width across kernels). If delay d >= clkrd - clkwrd and d < clkrd - clkwrd + S then there will be stalling, but loop will continue as data will be available after a few clock cycles than expected, leading to reduced throughput. In case of delay d < clkrd - clkwrd, then the implementation will deadlock as data is expected from read pipe (1dx2) before it is pushed to the pipe 1dx1. A further consideration for a 2D stencil computation as in Figure 2, is that at least a row of elements are required to start the computation and return the first output. This adds an additional delay which we note as a buffer delay db, leading to a total delay d >= clkwrd - clkrd + S + db to avoid stalling. Again d < clkwrd - clkrd + db will result in a deadlock as pushed data will never be available at the time a read is pending and it stalls the whole loop iteration leading to no new data also being pushed to the write pipe.

### 3.1 Performance Model

The full design for 2D and 3D stencil applications can be modeled analytically to predict the total runtime of the time-marching loop. In [19], the model for implementations on Xilinx FPGAs were developed and the same terms can be used here for our SYCL design on Intel FPGAs with the addition of the schedule delays discussed in the previous section. Schedule delays are usually small when the mesh size is reasonably large but it is significant compared to the processing time for smaller meshes with small batch sizes. The total delay for a 2D stencil application can be modeled as follows:

\[
delay_{2D} = (S_{2D} + d_{b, 2D})
\]  

\[
S_{2D} = \sum_{i=0}^{kernels} (clk_{wr,i} - clk_{rd,i})
\]  

\[
d_{b, 2D} = \left\lfloor \frac{m}{V} \right\rfloor \times p \times \frac{D}{2} + S_{rd, i} + \frac{D}{2}
\]  

Here the mesh size in each dimension is given by m, n and V, p, D are vectorization factor, iterative loop unroll factor and stencil order respectively. clk_{wr,i}, clk_{rd,i} are the clock cycles where pipe wr,te and pipe read are scheduled in the i^th kernel. Here we note that, pipe width is V for all kernels. Similarly for a 3D application the delay can be modeled as in equation (7) when the size of the 3rd dimension is l.

\[
delay_{3D} = (S_{3D} + d_{b, 3D})
\]

\[
S_{3D} = \sum_{i=0}^{kernels} (clk_{wr,i} - clk_{rd,i})
\]

\[
d_{b, 3D} = \left\lfloor \frac{m}{V} \right\rfloor \times n \times p \times \frac{D}{2} + S_{rd, i} + \frac{D}{2}
\]  

Adding the above delays to the latency for processing B number of meshes (i.e. batch size) from [19] gives the total latency of a 2D and 3D application as equations (10) and (11) respectively:

\[
C_{blk2D} = \frac{n_{iter}}{p} \times \left( \left\lfloor \frac{m}{V} \right\rfloor \times n \times B + \text{delay}_{2D} \right)
\]  

\[
C_{blk3D} = \frac{n_{iter}}{p} \times \left( \left\lfloor \frac{m}{V} \right\rfloor \times n \times l \times B + \text{delay}_{3D} \right)
\]

We make use of the models developed here to predict performance of the applications benchmarked in Section 5.

### 4 MULTI-DIMENSIONAL TRIDIAGONAL SOLVERS

FPGA synthesis of implicit solvers, poses similar but somewhat different challenges. Due to the order dependence when iterating over mesh elements, techniques such as the cell parallel method cannot be readily utilized. The best tridiagonal solver algorithms for implementing data-flow optimizations needs to be examined together with the utility of SYCL for their synthesis on Intel FPGAs.

We base our investigation and development on recent work [20], again done with Xilinx FPGAs. The work in [20] explores the various algorithms for implementing multi-dimensional tridiagonal solvers on FPGAs, focusing on gaining higher throughput from multiple solvers setup on a multi-dimensional domain. This aligns closely with how industrial workloads utilize tridiagonal solvers, particularly from the financial computing domain, as opposed to the best algorithms and optimizations for a single tridiagonal system solve as found in many other previous work. The key designs from [20] points to a synthesis based on the well known Thomas algorithm [36](see Alg. 1) as the best performing implementation. We follow the same design with SYCL. The Thomas algorithm carries out a specialized form of Gaussian elimination (assuming non-zero b_i) providing the least computationally expensive solution, but suffers from a loop carried dependency. It has a time complexity of O(N). Implementing Alg. 1 using floating-point primitive cores on
an Intel FPGA such as the PAC D5005 would incur an arithmetic pipeline latency of 37 cycles for the forward path and 6 clock cycles for the backward path. The forward path cycles are dominated by the slow floating-point division operations (26 clks latency for division operation). This essentially gives a dependency distance ($l_f$) of about 37 clks (taking the maximum out of the forward loop and backward loops latencies). Then, [20] demonstrates how $g = l_f$ number of tridiagonal systems can be grouped and interleaved such that iteration 1 of system 1 is input to the pipeline, followed by iteration 1 of system 2 and so on, per clock cycle, up to iteration 1 of system $g$. This allows to obtain higher throughput by continuously utilizing the computational pipeline verses solving one system at a time. Techniques such as double buffering (i.e. ping-pong buffers), can be used to further optimize the implementation. With SYCL, this can be codified with three kernels, one each for forward and backward loops and one for the interleaving of the systems.

With a minimum group size of $g_f = 37$, on the Intel PAC D5005, to solve systems with size $N$, with interleaving, the Thomas solver would require four on-chip block RAMs (for $a$, $b$, $c$, $d$) with $2 \times g_f \times N$ number of words, totaling $8 \times g_f \times N$ words. The $2 \times$ is due to the need of twice as much memory to setup ping-pong buffers. Storage for $c^*$, $d^*$ for the forward pass kernel will require two RAMs with $2 \times g_f \times N$, totaling $4 \times g_f \times N$ words. Additionally storage for $u$ in backward pass would require a RAM with $2 \times g_y \times N$ words. As such a total of $456 \times N$ words is required for the Thomas solver implementation on this specific FPGA. Additional RAMs with a smaller number of words will be required for storing the previous iteration values as detailed in [20].

In some applications, the coefficients $a$, $b$, $c$ can be generated without reading from external memory, using an initialization routine. In these cases, coefficients $a$, $b$, $c$ need not be interleaved, but instead could be calculated as part of the interleaving kernel. Fusing this coefficient generation would reduce the total memory cost to $234 \times N$ words. Further saving of on-chip memory can be done for the Intel FPGAs by separating the calculation of $r$ to a separate kernel which we denote as a $r_{gen}$ kernel. This can be done for Alg. 1 by creating a kernel with only line 4 and 6. Line 5 will be a separate kernel that will get the computed value of $r$ through a pipe. Calculating $r$ only requires coefficients $a$, $b$, $c$ which again can be internally calculated within the $r_{gen}$ kernel. Now, $r_{gen}$ kernel would require group size $g_f = 37$. Thomas_forward and interleave kernels would require group size of $g_f = 9$. The group size of $r_{backward}$ remains same. This optimisation reduces the total memory cost to $140 \times N$ words. It is a 69% reduction from the non-fused version and 40% reduction compared to a fused but no $r_{gen}$ variant in [20].

The Thomas solver can be vectorized to solve multiple systems in parallel. Again this can be done using a wider data path using arrays inside struct as illustrated in Section 3’s struct dPath16. In our implementation, template parameters are used to specify the vectorization factor, data type, group size and input and output pipe index of the pipe array. We use a manually flattened loop with custom ping-pong buffers to save device resources using custom integer data types for loop controls and improve the latency by continuous execution than a nested loop based ping-pong buffer implementation. However manually flattened loops require a dependency distance that can be specified using the `[[intel::ivdep(safe1en)]]` attribute.

A vectorized Thomas solver poses a challenge in feeding data depending on its layout. It is efficient to read using the 512-bit AXI bus on the FPGA to obtain high memory throughput. But this 512-bit/16 float(FP32) values will correspond to accessing the same tridiagonal system for when solving reasonably large systems. If the systems are organized one after another in memory, then to feed groups of different systems to the vectorized solvers requires additional units and transformation. Since reading sequential data in an AXI burst mode is efficient, we read 8 systems (FP32) and 4 systems (FP64) and internally buffer them. Then we read an $8 \times 8$ block from 8 different systems and an $8 \times 8$ transpose to get the values from different systems. These two kernels are implemented using ping-pong buffers for parallel execution. The implementation will require $2 \times 8 \times 8 \times 32 = 4096$ bits of registers. The design is identical to the one developed in [20] and the same performance models can be applied to predict performance of applications as demonstrated in the next section.

### 5 PERFORMANCE

We present experimental results of applying our design strategy by implementing two non-trivial, representative applications using SYCL on Intel FPGAs. The first application is a stencil application implementing an explicit numerical solver and the second application use multi-dimensional tridiagonal solvers. The applications are

<table>
<thead>
<tr>
<th>Table 1: Experimental systems specifications.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FPGA</strong></td>
</tr>
<tr>
<td><strong>DSP blocks</strong></td>
</tr>
<tr>
<td><strong>MLABs / M20K</strong></td>
</tr>
<tr>
<td><strong>DDR4</strong></td>
</tr>
<tr>
<td><strong>Host</strong></td>
</tr>
<tr>
<td><strong>Design SW</strong></td>
</tr>
<tr>
<td><strong>board_variant</strong></td>
</tr>
<tr>
<td><strong>GPU</strong></td>
</tr>
<tr>
<td><strong>Global Mem.</strong></td>
</tr>
<tr>
<td><strong>Host</strong></td>
</tr>
<tr>
<td><strong>Compilers, OS</strong></td>
</tr>
<tr>
<td><strong>nvcc CUDA</strong></td>
</tr>
</tbody>
</table>
synthesized on an Intel PAC D5005. We use the non-USM (Unified Shared Memory) model of SYCL as it provides a simpler memory access implementation compared to the alternative USM model [32]. Finally, we compare the performance of the applications on the FPGA to equivalent implementations of the same applications, written in CUDA[2], on an Nvidia V100 GPU. Specification of FPGA and GPU Systems along with the specific software tools used in the evaluation are detailed in Table 1.

### 5.1 Reverse Time Migration (RTM) Forward-Pass

The Reverse Time Migration (RTM) forward-pass is a 3D application that uses a high-order stencil on vector elements. It consists of multiple stencil kernels inside an iterative time-marching loop. The high-level algorithm of RTM is detailed in Alg. 2. Here $K, T, Y, S$ are 3D meshes with six floating-point elements at each mesh point. $K, T$ are the intermediate meshes while $Y$ is the initial mesh at the start of each iteration and $S$ is a mesh that is the scaled sum of $K, \rho, \mu$ are 3D constant meshes with scalar elements. An $8^{th}$ order stencil with 25-points is used in the $f_{pml}$ function. For synthesis on the FPGA, intermediate meshes such as $K, T, S$ can be replaced by SYCL pipes due to their sequential element access pattern. Additionally, in order to reduce the global memory access for $\rho, \mu, Y$, they are read once, then internally buffered to all kernels. Such buffering reduces the required off-chip memory bandwidth to be within the available 76.8 GB/s limit. An equivalent GPU implementation will require an additional mesh due to dependency in reading and writing of mesh $T$. With this, a GPU implementation will consist of four kernels in an iterative loop implemented on the Host.

Managing the on-chip memory to enable the execution of larger mesh sizes is a challenge for higher order stencil applications with vector mesh elements. We attempted to maximize the vectorization factor to reduce the iterative unroll factor to save on-chip memory while maintaining the same compute throughput. The maximum possible vectorization factor is 4, due to the off-chip memory bandwidth limitation. We opted to set this to 3, as it then allowed us to have an iterative loop unroll factor of 2 as well (a vectorization factor of 4 and an unroll factor of 2 will result in a design that will hit the upper limit of the available DSP units). Previous work in [19], which implements the RTM application on Xilinx’s U280 FPGA, didn’t attempt vectorization. This was due to the organization of the U280 into SLR portions, and a single SLR region not having sufficient DSP resources for such an implementation.

Application runtimes are detailed in Figure 7. Mesh sizes from $10^3$ to $40^3$ are executed with batch sizes (B) of 10 and 100. The model is also used to predict the runtime (dotted line noted as FPGA-Pred) for each case and prediction error is below 5%. It shows that the FPGA performance is on par or better compared to the V100 GPU performance. We attribute this to the availability of larger number of DSP units with native support for floating-point operations. Table 2 compares the effective bandwidth and energy consumption on the FPGA with the GPU. Bandwidth Utilisation is provided for GPU which mainly depend on global memory. FPGA’s bandwidth utilisation is underpinned by the fast on-chip memory performance (with tens of TB/s) which we do not show here. As such, the FPGA’s effective bandwidth reach up to 418GB/s even though global memory bandwidth is limited to 76.8 GB/s. Utilizing fast on-chip memory performance is a direct consequence of using window buffers and communication between stencil compute kernels via pipes. GPU reaches bandwidths of up to 681GB/s for the $16^3$ utilizing higher portions of its peak bandwidth. This indicates near-optimal performance from the GPU implementation. We explored both Array of Structure (SoS) and Structure of Arrays (SoA) data layout for the vector elements on the GPU. SoA gives the best throughput due to better data access patterns. We speculate that the reduced performance for larger mesh sizes is due to poor cache utilization when solving higher order stencils.

We used the fpgainfo utility to measure power consumption on the PAC D5005. The utility gives voltages and current of the 12V PCIe power supply as well as 12 V AUX power supply. GPU power consumption is obtained through nvidia-smi. For RTM, power consumption of the Intel PAC D5005 is between 84-94W while the V100 GPU’s power consumption is between 47-200W. Observed power-draw indicate that the FPGA is just over 59% less energy consuming than the GPU for the largest mesh with the larger batch sizes.

#### 5.2 ADI 2D Heat Diffusion Application

The Alternating Direction Implicit (ADI) time discretization requires multiple tridiagonal systems solved in multiple dimensions.

---

**Algorithm 2: RTM - Forward Pass**

1. for $i = 0; i < n_{iter}$, $i += 1$
2. $K = f_{pml}(Y_{5pt}, \rho, \mu) \times dt; T = Y + K/2; S = K/6$
3. $K = f_{pml}(T_{25pt}, \rho, \mu) \times dt; T = Y + K/2; S = S + K/3$
4. $K = f_{pml}(T_{25pt}, \rho, \mu) \times dt; T = Y + K; S = S + K/3$
5. $K = f_{pml}(T_{25pt}, \rho, \mu) \times dt; Y = Y + S + K/6$
6. end for

---

**Table 2: RTM - Avg. Bandwidth, BW (GB/s), Avg. Utilisation(%) and Energy, $E$ (J), 200 iters.**

<table>
<thead>
<tr>
<th>Mesh</th>
<th>BW-10B FPGA</th>
<th>BW-100B FPGA</th>
<th>E-100B FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>$10^3$</td>
<td>154 158 (18%)</td>
<td>192 506 (56%)</td>
<td>8.5 4.8</td>
</tr>
<tr>
<td>$16^3$</td>
<td>230 391 (43%)</td>
<td>258 681 (76%)</td>
<td>19.4 12.9</td>
</tr>
<tr>
<td>$22^3$</td>
<td>286 379 (42%)</td>
<td>313 598 (66%)</td>
<td>36.2 37.7</td>
</tr>
<tr>
<td>$28^3$</td>
<td>331 414 (46%)</td>
<td>342 588 (65%)</td>
<td>62.9 75.2</td>
</tr>
<tr>
<td>$34^3$</td>
<td>367 420 (47%)</td>
<td>390 486 (54%)</td>
<td>96.2 164.6</td>
</tr>
<tr>
<td>$40^3$</td>
<td>397 344 (38%)</td>
<td>418 379 (52%)</td>
<td>141.3 344.7</td>
</tr>
</tbody>
</table>

---

**Figure 7: RTM forward-pass, FP32, $p = 2, \nu = 3, 200$ iterations**
Our second application implements the 2D heat diffusion equation using ADI. The High-Level algorithm is detailed in Alg. 3. The application iterates for a given number of iterations and in each iteration the RHS values for a tridiagonal matrix coefficients are produced using a 2D stencil loop. Then, tridiagonal systems are solved along the x-dimension, \( \text{Tridslv}(x\text{-dim}) \) and along the y-dimension, \( \text{Tridslv}(y\text{-dim}) \). Finally, solution \( d \) is accumulated on to the with initial value of \( u \). An equivalent GPU implementation consists of three kernels for each of the above. We use the batched tridsolver library developed in [22] in this evaluation but note that using Nvidia’s CuSparse library also resulted in similar performance.

**Algorithm 3: 2D ADI Heat Diffusion Application**

1. for \( i = 0, i < n_{iter}, i++ \) do
2. Calculate RHS : \( d = f_{pt}(u), a = \frac{\gamma}{3}, b = y, c = \frac{\gamma}{3} \)
3. \( \text{Tridslv}(x\text{-dim}), \) update \( d \)
4. \( \text{Tridslv}(y\text{-dim}), \) update \( d \)
5. \( u = u + d \)
6. end for

Performance on FPGAs could be maximized by pipelining all four steps in Alg. 3 due limitations in global memory bandwidth. Intermediate results from \( \text{Tridslv}(x\text{-dim}) \) will need to be transposed using on-chip memory to achieve this. Once all the kernels are pipelined, the iterative loop can also be unrolled. The implementation in [20], on the Xilinx U280 for the same application, used an unroll factor of 3 and then scaled the design to multiple compute units (CUs) based on available HBM ports. Scaling to multiple CUs, instead of using a higher unroll factor results in lower latency for small batch sizes. Since HBM memory is not available on the Intel D5005, we preferred to unroll the iterative loop instead of scaling to CUs in the present work. The performance model for this implementation including the scheduling latency (due to the existence of a stencil loop) can be noted as in equation (12):

\[
L_{\text{adi,2D}} = \left(n_{iter}/f_U\right) \times L_{\text{rhs+xy}} \quad \quad (12)
\]

\[
L_{\text{rhs+xy}} = f_U \times [(2x/v) + (2x/v + 3g)] + (2x/y + 3g)] + B \times (xy/v) + \sum_{i=0}^{\text{kernels}} (clk_{w,i} - clk_{r,i}) \quad \quad (13)
\]

Here, \( x, y \) are mesh sizes, \( B \) is the batch size, \( v \) is the vectorization factor, \( g \) is the group size of systems, \( f_U \) is the unroll factor of the iterative loop. This is similar to the models created for the 2D ADI application in [20].

Figure 8 gives runtime performance of 2D ADI Heat Diffusion application in FP32 on the Intel PAC D5005 and compares it to performance on the Nvidia V100 GPU. Even though the FPGA implementation operates at 231MHz, it outperforms the GPU. We attribute this to the unrolling of the iterative loop by a factor of 8 and the fusion of coefficients in the Thomas solver. This essentially allows data to be kept on faster on-chip memory without writing to global (external) memory for the whole computation. The same type of fusion is not supported by the GPU implementation as the GPU tridiagonal solver [2] call is a function call to an external library. Additionally it does not support fusion of coefficient generation internally.

We can estimate the runtime of the GPU if coefficients were generated internally, assuming that the GPU is not compute limited and the same sustained bandwidth is maintained for each of the application cases. Estimated run times for each kernel call can be computed using equation (14). Here, \( t_{f_{pt}}, t \) are run-times for the GPU implementations with and without internally generated coefficients respectively. When generating coefficients internally, data movement does not include data structures coefficient meshes \( a, b, c \). Then the run-time estimate for the full ADI application is can be obtained from equation (15), where runtimes are adjusted for the RHS calculation, \( \text{Tridslv}(x\text{-dim}) \) and \( \text{Tridslv}(y\text{-dim}) \). Here, we note that the accumulation step in Alg. 3 is fused into \( \text{Tridslv}(y\text{-dim}) \) of the GPU implementation.

\[
t_{o_p} = t \times \text{data} \_ \text{movement}_{o_p}/\text{data} \_ \text{movement} \quad \quad (14)
\]

\[
t_{a_d \_ o_p} = \frac{t}{4} \times t_{\text{preproc}} + \frac{2}{5} \times t_{\text{xsolve}} + \frac{4}{7} \times t_{\text{ysolve}} \quad \quad (15)
\]

Even when the coefficients are internally generated on the GPU, the FPGA appears to perform marginally better, as can be seen by the dotted red lines in Figure 8. The model predicted runtimes for FPGA is closely matching with the actual runtimes with a prediction error of less than 2%.

Table 3 details the effective bandwidth of the FPGA and GPUs with bandwidth utilisation for GPU and Energy consumption for both devices. The GPU bandwidth is noted for \( x \) and \( y \) solves separately given that these are separate calls to the tridiagonal solver library. The FPGA bandwidth reaches up to 463GB/s. This, as noted above, is due to on-chip memory based data movement without reading/writing from lower bandwidth global memory. In GPU, \( \text{Tridslv}(y\text{-dim}) \) reaches a good bandwidth of 555 GB/s but \( \text{Tridslv}(x\text{-dim}) \) performs poorly, only reaching up to 205 GB/s. Such lower bandwidths are also reported by [20, 22] due to the 8 x 8 transpose operations using registers/shared memory on GPUs. FPGA power consumption varies between 95 – 101W while the GPU power consumption varies between 105 – 151W. For the largest mesh with running the largest batch size, the FPGA saves over 76% energy used compared to the GPU. The same application on the U280 [20] used HBM based delay buffers[12] to save on-chip memory and managed to run mesh sizes of up to 128 x 128. On the Intel PAC D5005, larger delay buffers are also implemented using on-chip memory and this limits the largest mesh size to 64 x 64.
In this paper, we explored the design and development of structured-mesh based solvers using SYCL for Intel FPGA hardware. Two classes of applications were targeted (1) stencil applications based on explicit iterative methods and (2) multi-dimensional tridiagonal solvers based on implicit methods. A generalized workflow, extending previous work in [19] and [20], for synthesizing optimized solvers of these applications was developed together with an analytic model to predict their performance in support of design space explorations. The extensions targeted key optimizations required to obtain the best performance using SYCL programming techniques. The main methods for codification with SYCL include (1) reducing SYCL kernel calling overhead by moving time-marching outer loop on to the FPGA device and (2) reducing on-chip memory usage for the Thomas solver implementing multi-dimensional tridiagonal solvers. The designs and workflow was applied to two non-trivial applications synthesizing them on an Intel PAC D5005 FPGA. Performance results were compared to the same applications implemented on an Nvidia V100 GPU as a baseline. Observed results indicate the FPGA provided better or matching performance compared to the V100 GPU in terms of runtime. We also see 59%-76% less power consumption when executing these applications at its largest mesh and batch sizes. The performance models provided high accuracy with less than 5% model prediction errors for all cases. Future work will extend these techniques to other Intel FPGAs with HBM memory and also consider applications with larger meshes that was currently limited by the PAC D5005’s hardware resources. We will also compare the performance of our multi-dimensional tridiagonal solver design to Intel’s tridiagonal solver library.

The significant effort in applying non-trivial transformation to optimize the SYCL implementations demonstrate the programming overheads still dominating the development of programs to utilize FPGAs. This is still true even with the hardware vendor’s providing mature HLS tools for development. While we have not quantified the productivity overheads in this paper, it is clear that such hand-tuned, hardware specific programming is not tractable particularly for developing and maintaining codes for execution on multiple hardware such as GPUs and FPGAs, even with language extensions such as SYCL. Future work will aim to utilize domain specific languages and automatic code-generation techniques, such as OPS [31] and OP2 [26] to target FPGAs using the optimizations and transformations developed in this paper.

The code developed as part of this work is available as open-source software at [4] and [5].

<table>
<thead>
<tr>
<th>Mesh</th>
<th>BW−800B</th>
<th>BW−4000B</th>
<th>E−4000B</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>Gx Gx Gx</td>
<td>Gx Gx Gx</td>
<td>Gx Gx Gx</td>
</tr>
<tr>
<td>G</td>
<td>322</td>
<td>386 131</td>
<td>158 251</td>
</tr>
<tr>
<td>402</td>
<td>403 144</td>
<td>330 377</td>
<td>457 197</td>
</tr>
<tr>
<td>482</td>
<td>414 163</td>
<td>389 430</td>
<td>460 202</td>
</tr>
<tr>
<td>562</td>
<td>422 169</td>
<td>412 465</td>
<td>462 202</td>
</tr>
<tr>
<td>642</td>
<td>428 182</td>
<td>477 533</td>
<td>463 205</td>
</tr>
</tbody>
</table>

6 CONCLUSION

Table 3: ADI Heat Diffusion Application: Achieved Bandwidth, BW (GB/s) Utilisation(%) and Energy, E (KJ)

REFERENCES

tutorials/DesignPatterns/pipe_array.


