Hybrid Modular Multilevel Converter with Arm-Interchange Concept for Zero-/Low-Frequency Operation of AC Drives

Ahmed Elserougi¹, Senior Member, IEEE, Ibrahim Abdelsalam², Member, IEEE, Ahmed Massoud³, Senior Member, IEEE, and Shehab Ahmed⁴, Senior Member, IEEE

¹Department of Electrical Engineering, Alexandria University, Alexandria, Egypt
²Department of Electrical Engineering, Arab Academy for Science, Technology and Maritime Transport, Cairo, Egypt
³Department of Electrical Engineering, Qatar University, Doha, Qatar
⁴Computer, Electrical, and Mathematical Science and Engineering Division, KAUST University, KSA

Corresponding author: Ahmed Massoud (e-mail: ahmed.massoud@qu.edu.qa).

This publication was made possible by NPRP grant NPRP (9-092-2-045) from the Qatar National Research Fund (a member of Qatar Foundation). The statements made herein are solely the responsibility of the authors. The publication of this article was funded by the Qatar National Library.

ABSTRACT DC-AC Modular Multilevel Converter (MMC) is a promising candidate for high-power AC drive applications. The main challenge of operating the MMC in AC drive applications is its performance during low-frequency conditions, as high voltage ripple is associated with the low-frequency operation, which results in voltage stresses on the involved semiconductor devices. To keep capacitor voltages balanced and bounded in low-frequency operation, different techniques have been proposed in literature, which can be classified into software and hardware approaches. In this paper, a hybrid MMC with arm-interchange concept is proposed to ensure operating successfully during low-frequency conditions. The hybrid MMC consists of two stages. The first stage is a front-end Integrated Gate Commutated Thyristor (IGCT)-based H-bridge converter, while the second stage is a Full-Bridge Sub-Module (FBSM)-based MMC, where FBSMs is able to generate positive, zero, and negative voltage states. Detailed illustration and design of the hybrid MMC are introduced. Simulation results of the proposed converter are presented to show the effectiveness during low-frequency and normal frequency conditions in AC drive applications. Finally, a scaled-down prototype is employed for experimental validation.

INDEX TERMS AC drive, induction machine, low-speed operation, modular multilevel converter.

I. INTRODUCTION Medium-voltage AC drives are commonly used in different applications, where different converter topologies can be employed. Unlike two-level converters, multilevel converters such as neutral point clamped converter [1] and flying capacitor converter [2] can be operated to generate stepped output voltage with lower dv/dt stresses and lower harmonic content. But these converters can be used up to a limited number of voltage levels [3]. Recently, the modular multilevel converter (MMC) has been proposed for high-voltage high-power applications due to its modularity, scalability, and output voltage quality [4-7], which makes it suitable for high-power AC drive applications. However, the main challenge of employing MMC-based AC drives is the low-frequency operation at the rated torque, since the voltage ripple of the SMs capacitance is inversely proportional to the converter output frequency. This means high voltage ripple is associated with the low-frequency operation, which results in voltage stresses.

Different techniques have been reported in literature to resolve this issue. Some techniques are based on software solutions, while others are based on hardware solutions.

Regarding the hardware solutions, several approaches have been reported in literature to reduce the voltage ripple of Sub-Modules (SMs) capacitors during low-frequency operation, which is summarized as follows. In [8], a semiconductor device in series with the input terminals along with a snubber circuit connected across the DC-link has been employed with the conventional Half-Bridge SM (HBSM)-based MMC structure to reduce the voltage ripple of the SMs capacitors at the low-frequency condition. The main drawback of this approach is that the converter draws discontinuous input current.
energy equalization modules, which increases the cost and extra hardware components are needed to implement the energy equalization modules’ concept, a large number of drives, while the shared capacitor SM concept has been condition. Dual active bridge equalization channels concept and lower arms of MMC during the low-frequency \([13]\), the energy equalization modules concept has been voltages, but a large number of FBSMs are employed. In full-load speed with balanced and bounded capacitor is controlled to drive a three-phase motor from zero speed to and motor-side MMC, has been employed. This arrangement based MMC drive system, which consists of grid-side MMC and between the upper and lower arm middle taps. By controlling the high-frequency current passing through the cross-connected arm, the energy balance is achieved the DC-link voltage input into a square-wave output with a zero and negative voltage stages of FBSMs are employed, operated under arm-interchange concept, where positive, zero-/low-frequency condition, the proposed architecture is limit the voltage ripple of the SMs capacitors during loaded second stage is a conventional three-phase FBSM-MMC. To terminals are the input terminals of the second stage. The input is connected to the DC-link voltage, while its output is a front-end IGCT-based H-bridge converter where its capacitance, but the multilevel output voltage is sacrificed. In \([28]\), exploitation to additional degrees of freedom of multi-phase MMC-based AC drive system was proposed to keep the capacitor voltage balancing during zero-/low-speed operation via injecting secondary current components in the load current with specific magnitude and frequency during zero-/low-speed intervals. In this approach, multi-phase MMC and multi-phase machines should be employed, i.e., it is not suitable for three-phase AC Drive systems.

In this paper, a hybrid MMC is proposed to maintain balanced and bounded capacitor voltages with limited voltage ripple from zero-frequency to the full-load frequency at the rated torque in AC motor drive applications. The proposed configuration consists of two stages. The first stage is a front-end IGCT-based H-bridge converter where its input is connected to the DC-link voltage, while its output terminals are the input terminals of the second stage. The second stage is a conventional three-phase FBSM-MMC. To limit the voltage ripple of the SMs capacitors during loaded zero-/low-frequency condition, the proposed architecture is operated under arm-interchange concept, where positive, zero and negative voltage stages of FBSMs are employed, while the front-end IGCT-based H-bridge is used to convert the DC-link voltage input into a square-wave output with a predetermined frequency (swapping frequency, \(f_s\)). Alternatively, the FBSM-MMC is operated under conventional MMC control during normal frequency condition, i.e., negative voltage states of the involved FBSMs are not employed, and the front-end H-bridge is operated to pass the input DC-link voltage without reversing its polarity. It is worth mentioning that the low switching frequency operation of the front-end H-bridge allows employing low switching frequency devices such as IGCTs and reduces the converter switching losses. In addition,
IGCTs have low conduction losses, which enhance the efficiency of the front-end converter.

It has to be noted that (i) the proposed method needs FBSM-MMC as its second stage to ensure successful DC-AC conversion during low-speed operation. But, during the high-speed operation, the FBSM-MMC works the same as HBSM-MMC, which might make the design costly. However, the proposed system is devoted to zero-speed/low-speed medium-voltage drive applications such as cranes, scraper conveyors, hoists, rolling mills, tractions, and internal mixers (high-torque capability with starting and/or low-speed operation) [29]-[31], (ii) the proposed architecture provides successful operation at low-frequency conditions with lower current stresses on the involved semiconductor devices compared to the conventional HBSM-MMC converter with high-frequency circulating current injection method, but with a higher number of employed switches. In order to highlight that, a comparison between the performance of the aforementioned two options during low-frequency operation is presented in the simulation section.

Detailed illustration of the proposed architecture operational concept, design, and control are presented. Simulation results for the proposed approach are presented with discussion. Finally, a scaled-down prototype is employed for experimental validation.

II. OPERATIONAL CONCEPTS OF THE CONVENTIONAL HBSMS-BASED THREE-PHASE MMC

The three-phase HBSMs-based MMC consists of three legs where each leg consists of upper (u) and lower (l) arms, as shown in Fig.1. The arm consists of (N-1) cascaded HBSMs in series with arm inductor, where N is the number of converter voltage levels. During DC-AC conversion, the voltage references of each upper and lower arms are defined by:

\[
v_{uj} = \frac{V_{dc}}{2} - v_{oj} \quad \text{(1)}
\]

\[
v_{lj} = \frac{V_{dc}}{2} - v_{lj} \quad \text{(2)}
\]

where, subscripts j denotes the phase name (A or B or C), and \(v_{oj}\) is the desired AC output voltage of phase j with a peak of up to \(V_{dc}/2\) as in (3), where M is the modulation index (M≤1), i.e., overmodulation is not considered and \(\theta_j\) is the phase shift of the phase j.

\[
v_{oj} = \frac{MV_{dc}}{2} \sin(\omega t - \theta_j) = \frac{V_m}{2} \sin(\omega t - \theta_j) \quad \text{(3)}
\]

For each leg of the converter legs, certain procedures are applied to ensure generating the desired output voltage, where the defined upper arm voltage is translated into a number of SMs to be activated in the upper arm (\(N_{oj}\)) with the help of any proper modulation technique. In the presented work, Phase Disposition (PD) modulation technique is employed. Based on the extracted number of SMs to be activated in upper arms, the SMs to be activated in lower arms can be extracted simply, as their sum should be N, i.e., \(N_{lj}=N-N_{oj}\). Based on the upper/lower arm current directions, proper SMs in the upper/lower arm will be activated to ensure operating with balanced capacitor voltage [32]. The per-phase current (\(I_{oj}\)) is given by (4):

\[
i_{oj} = \frac{MV_{dc}}{2Z} \sin(\omega t - \theta_j - \varphi) = I_m \sin(\omega t - \theta_j - \varphi) \quad \text{(4)}
\]

where, Z and \(\varphi\) are the magnitude of load impedance and load phase angle, respectively.

The input DC current is given by (5) assuming well-suppressed circulating currents.

\[
i_{dc} = \frac{3 I_m V_m \cos \varphi}{2V_{dc}} = \frac{3 I_m M \cos \varphi}{4} \quad \text{(5)}
\]

The upper/lower arm current has DC and AC components as in (6) and (7), where the DC component is one-third of the input DC current (\(I_{dc}/3\)), while the AC component is half of the phase output current (\(I_{oj}/2\)).

\[
i_{uj} = \left(\frac{I_{dc}}{3} + \frac{i_{oj}}{2}\right) = \frac{I_m M \cos \varphi}{4} + \frac{I_m}{2} \sin(\omega t - \theta_j - \varphi) \quad \text{(6)}
\]

\[
i_{lj} = \left(\frac{I_{dc}}{3} - \frac{i_{oj}}{2}\right) = \frac{I_m M \cos \varphi}{4} - \frac{I_m}{2} \sin(\omega t - \theta_j - \varphi) \quad \text{(7)}
\]

The arm currents are bipolar, which allows charging and discharging of SMs capacitors during the operation, which results in operating with balanced capacitor voltages. The frequency and phase current magnitude affect the voltage ripple of the SMs capacitors as in (8):

\[
v_c(t) = \frac{1}{C} \int i_c \, dt = \frac{1}{C} \int \left(\frac{1}{3} \int i_{arm} \frac{V_{arm}}{V_{dc}} \, dt\right) \quad \text{(8)}
\]

where, \(V_{c0}\) is the capacitor pre-charged voltage, \(V_{arm}\) is the voltage reference of arm voltage and \(i_{arm}\) is the arm current. For the upper arm of phase “A” with \(\theta_A = 0\),

\[
v_c(t) = V_{c0} + \frac{I_m}{8\omega C} \int [M \cos \varphi + 2 \sin(\omega t - \varphi)] \times [1 - M \sin \omega t] \, dt \quad \text{(9)}
\]

Based on (9), the capacitor voltage ripple is proportional to the phase current magnitude and inversely proportional to the operating frequency, which necessitates the employment of bulky capacitors to limit the capacitor voltage ripple during low-frequency operation which is not a cost-effective solution. On the other hand, the conventional MMC operation does not provide balanced capacitor voltage during DC operation, wherein the capacitor voltages diverge.

In this work, a new hybrid modular multilevel converter is proposed to provide successful operation with balanced and bounded capacitor voltages during zero-/low-frequency operation at rated torque.
III. THE PROPOSED HYBRID MODULAR CONVERTER

The proposed three-phase hybrid modular multilevel converter for AC motor drive applications is shown in Fig. 2. The proposed architecture consists of two cascaded stages. The first stage is a front-end IGCT-based H-bridge converter, which can be used to generate positive $V_{in}$ ($V_{in} = +V_{dc}$) via turning-on the switches ($S_{p1}$ and $S_{p2}$). On the other hand, negative $V_{in}$ ($V_{in} = -V_{dc}$) can be achieved via turning-on the switches ($S_{n1}$ and $S_{n2}$). A bipolar two-level square-wave can be generated from the front-end H-bridge with a certain predetermined swapping frequency ($f = 1/T_b$) via alternating the turning-on of the switches ($S_{p1}$ and $S_{p2}$) and ($S_{n1}$ and $S_{n2}$) each $T_b/2$. IGCTs are employed as the front-end H-bridge is operated with a relatively low switching frequency, which is suitable for the IGCTs switching capabilities. In addition, IGCTs also have low conduction losses.

The second stage is a conventional FBSM-MMC, where each arm consists of cascaded FBSMs. Based on the desired speed (i.e., the operating frequency of the motor), each FBSM of the involved FBSMs is controlled to generate positive, zero or negative voltage state. The operational modes of the proposed hybrid MMC-converter in AC drive applications are presented as follows.

Zero-/Low-Frequency Operational Mode

In this mode, the front-end IGCT-based H-bridge is operated to generate a bipolar square-wave with a predetermined swapping frequency ($f = 1/T_b$). The arm voltages are controlled to ensure generating the desired motor terminal voltages with the swapping of the input voltage ($V_{in}$) between positive and negative polarity. To ensure that, positive and negative voltage states of the involved FBSMs should be employed.

Fig. 3 shows the corresponding arm voltages in the loaded zero-/low-frequency operational mode. Fig. 3a shows the values and directions of the arm voltages during positive $V_{in}$, where the involved FBSMs are operated to generate zero and positive voltage states (as in the conventional MMC control), therefore generating positive arm voltages.

On the other hand, Fig. 3b shows the values and directions of arm voltages during negative $V_{in}$, where the involved FBSMs are operated under zero and negative voltage states to generate negative arm voltages.

Reversing the FBSMs voltage state from positive (Fig. 3a) to negative (Fig. 3b) ensures the charging and discharging of the involved capacitors, which results in operating with balanced and bounded capacitor voltages. The capacitor voltage ripple mainly depends on the swapping frequency ($f = 1/T_b$).

The swapping between the two circuits shown in Fig. 3a and Fig. 3b is achieved continuously during the loaded zero-/low-frequency condition each $T_b/2$ time interval, where the circuit shown in Fig. 3a is operated during positive $V_{in}$ for $kT_b < t \leq (k+0.5)T_b$, where $k = 0, 1, 2, \ldots$ etc., while the circuit shown in Fig. 3b is operated during negative $V_{in}$ for $(k+0.5)T_b < t \leq (k+1)T_b$.

The input voltage ($V_{in}$), arm voltages reference, and arm currents during zero-/low-frequency conditions for phase A are given by (10), (11) and (12), respectively. Similarly, for the other phases.

$$\begin{align*}
V_{in} &= \begin{cases} 
V_{dc} & \text{for } kT_b < t \leq (k + 0.5)T_b \\
-V_{dc} & \text{for } (k + 0.5)T_b < t \leq (k + 1)T_b
\end{cases} \\
V_{A1} &= \begin{cases} 
\frac{V_{dc}}{2} - \frac{V_{oA}}{2} & \text{for } kT_b < t \leq (k + 0.5)T_b \\
\frac{V_{dc}}{2} + \frac{V_{oA}}{2} & \text{for } (k + 0.5)T_b < t \leq (k + 1)T_b
\end{cases} \\
V_{A2} &= \begin{cases} 
\frac{V_{dc}}{2} + \frac{V_{oA}}{2} & \text{for } kT_b < t \leq (k + 0.5)T_b \\
\frac{V_{dc}}{2} - \frac{V_{oA}}{2} & \text{for } (k + 0.5)T_b < t \leq (k + 1)T_b
\end{cases}
\end{align*}$$

FIGURE 2. The Proposed three-phase hybrid MMC-based AC motor drive.
FIGURE 3. The operational concept of the proposed hybrid MMC-based AC drives during loaded zero-/low-frequency condition where the operation is swapped between (a) and (b) continuously each $T_b/2$. (a) arm voltages and currents during positive $V_in$ for $kT_b < t < (k+0.5)T_b$ where $k=0,1,2,\ldots$, etc, and (b) arm voltages and currents during negative $V_in$ for $(k+0.5)T_b < t < (k+1)T_b$.

\[ i_{A1} = \begin{cases} \frac{i_{dc}}{3} + \frac{i_{oA}}{2} & \text{for } kT_b < t \leq (k + 0.5)T_b \\ \frac{i_{dc}}{3} - \frac{i_{oA}}{2} & \text{for } (k + 0.5)T_b < t \leq (k + 1)T_b \end{cases} \quad (12a) \]

\[ i_{A2} = \begin{cases} \frac{i_{dc}}{3} - \frac{i_{oA}}{2} & \text{for } kT_b < t \leq (k + 0.5)T_b \\ \frac{i_{dc}}{3} - \frac{i_{oA}}{2} & \text{for } (k + 0.5)T_b < t \leq (k + 1)T_b \end{cases} \quad (12b) \]
Based on the defined arm voltage reference and the arm’s current polarity, a certain number of FBSMs will be activated in each arm with a positive or negative voltage state according to the arm voltage polarity. While other FBSMs in the same arm will be bypassed, i.e., operated under zero voltage state. A voltage balancing algorithm is needed to select proper FBSMs to be activated to ensure operating with balanced capacitor voltages, i.e., capacitor voltages and arm currents measurements are mandatory. It is worth to mention that based on Fig.3, the absolute value of arm voltage reference is interchanged between arms of the same leg due to swapping of the input voltage $V_{in}$ to keep the same output voltage at the motor terminals.

### A. Normal Frequency Operational Mode

When the desired output frequency is above a certain defined output frequency, namely, frequency limit ($f_b$), the proposed arm-interchange concept is deactivated, where the frequency limit is the lowest frequency that gives an acceptable capacitor voltage ripple with the conventional operation of MMC. In normal frequency conditions, the front-end H-bridge is operated to generate positive $V_{in}$ ($V_{in}=+V_{dc}$) while the FBSMs-MMC is operated under conventional MMC control, i.e., FBSMs are operated to generate zero and positive voltage states (negative voltage state of FBSMs is not used). The corresponding input voltage ($V_{in}$) and arm voltage reference, in this case, are as shown in Fig.3a which are given by (13) and (14) respectively:

$$V_{in} = V_{dc}$$  \( (13) \)

$$V_{A1} = \frac{V_{dc}}{2} - v_{\delta A}, V_{A2} = \frac{V_{dc}}{2} + v_{\delta A}$$  \( (14) \)

and the corresponding arm currents are given by (15);

$$i_{A1} = i_{dc} - \frac{i_{\delta A}}{2}, i_{A2} = i_{dc} - \frac{i_{\delta A}}{2}$$  \( (15) \)

### IV. DESIGN OF THE PROPOSED CONVERTER

#### A. SUBMODULE CAPACITORS AND SWAPPING FREQUENCY ($f_b$)

The SM capacitors are selected such that the total energy stored in all capacitors equals 30-40 kJ/MVA [33], where MVA refers to the converter rating. This ratio guarantees a 10% capacitor voltage ripple at rated frequency and rated power. During zero-/low-frequency condition, the capacitors are either charged or discharged during $T_s/2$ period based on the arm voltage and arm current polarity. The relation between the capacitor current and voltage during the $T_s/2$ period is given by (16);

$$i_c = \frac{Cdv_{arm}}{dt}$$  \( (16a) \)

$$\frac{V_{arm}^2}{V_{dc}} = \frac{2C\Delta v}{T_s}$$  \( (16b) \)

where, $i_{arm}$ and $v_{arm}$ are the arm current and voltage reference during this period, respectively. For the desired capacitor voltage ripple, $\Delta v$, and assuming worst-case condition, the proper swapping frequency is given by (17);

$$f_b = \frac{i_{arm-pk}}{2C\Delta v}$$  \( (17) \)

### B. ARM INDUCTOR ($L_a$)

The arm inductor should be selected such that the steady-state condition after swapping is achieved as fast as possible, i.e., the natural frequency of the $L/C$ circuit per leg is higher than the double of the swapping frequency ($2f_b$). Based on that, the suitable arm inductance for the proposed architecture is given by (18), where $L_a$, $C$, and $N$ are the arm inductor, SM capacitor, and number of SMs per arm, respectively.

$$L_a < \frac{N}{32\pi^2 f_b^2}$$  \( (18) \)

### V. SIMULATION

#### A. PERFORMANCE OF PROPOSED CONVERTER

A simulation model of the proposed three-phase hybrid MMC-based converter with the parameters shown in Table I has been built. The proposed arm-interchange concept is applied from 0 to 30 Hz output frequency ($f_0=30Hz$), i.e., positive and negative voltage states of the involved FBSMs are employed and the front-end H-bridge is used to generate bipolar square-wave output as illustrated in section III-A. For an output frequency above the 30 Hz, conventional MMC control is applied, as illustrated in section III-B.

The simulation results for 0.5 Hz and 50 Hz output frequencies are shown in Figs. 4 and 5, respectively. In case of 0.5 Hz output frequency, the proposed arm-interchange concept is applied where negative voltage states of the involved FBSMs are employed, to ensure operating with balanced and bounded capacitors voltages. Swapping between the circuits shown in Fig.3a and Fig.3b is applied each 10ms ($T_s/2$). Fig.4a shows that the input voltage $V_{in}$ is a square wave with a frequency of 50Hz, which is the defined swapping frequency ($f_b$). The square wave is generated successfully with the help of the front-end H-bridge converter. Fig.4b shows that the FBSMs capacitors voltages are balanced and bounded while generating AC output voltage with 0.5 Hz frequency. Figs.4c and 4d show the output phase voltages and the phase-A arm voltages, respectively. Finally, Figs.4e and 4f show the corresponding load currents and the upper arm currents.

#### TABLE I

<table>
<thead>
<tr>
<th>Simulation and Experimental Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
</tr>
<tr>
<td>Input DC voltage, $V_{dc}$</td>
</tr>
<tr>
<td>Modulation index, $M$</td>
</tr>
<tr>
<td>Frequency limit ($f_b$)</td>
</tr>
<tr>
<td>Number of FBSMs per arm</td>
</tr>
<tr>
<td>Arm inductor, $L_a$</td>
</tr>
<tr>
<td>SM capacitance</td>
</tr>
<tr>
<td>Load current peak</td>
</tr>
<tr>
<td>Swapping frequency, $f_b$</td>
</tr>
<tr>
<td>Modulation technique</td>
</tr>
<tr>
<td>Carrier</td>
</tr>
<tr>
<td>--------------------------------------</td>
</tr>
<tr>
<td>20kV</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>30Hz</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>0.1 mH, 0.1Ω</td>
</tr>
<tr>
<td>5 mF</td>
</tr>
<tr>
<td>2 kA</td>
</tr>
<tr>
<td>50 Hz</td>
</tr>
<tr>
<td>PD, 2.4kHz carrier</td>
</tr>
</tbody>
</table>

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/.
FIGURE 4. Simulation results at 0.5Hz output frequency (arm-interchange concept is activated). (a) Input voltage, $V_{in}$ (b) capacitors voltages, (c) Output phase voltages, (d) Phase-A arm voltages, (e) Output phase currents, and (f) upper arm currents.

FIGURE 5. Simulation results at 50 Hz output frequency (arm-interchange concept is deactivated). (a) Input voltage, $V_{in}$ (b) capacitors voltages, (c) Output phase voltages, (d) Phase-A arm voltages, (e) Output phase currents, and (f) upper arm currents.

FIGURE 6. Effect of deactivation of the proposed arm-interchange concept on the capacitor voltages (a) 5Hz and (b) 0 Hz.
FIGURE 7. Performance of two different techniques during low-frequency operation (5Hz output frequency). (a) conventional MMC, along with high frequency circulating current injection and (b) the proposed approach along with interchange arm concept.

On the other hand, in case of 50Hz output frequency, the proposed arm-interchange concept is deactivated as the desired output frequency is above 30Hz, which is the defined frequency limit \( f_d = 30\text{Hz} \). In this case, the front-end H-bridge converter is operated to generate positive \( V_{in} \), i.e., \( V_{in} = V_{dc} \), while the MMC is operated under conventional control where negative voltage states of FBSMs are not employed. The corresponding simulation results are shown in Fig. 5.

To show the effect of the proposed arm-interchange concept on the capacitor voltage ripple during low-/zero-frequency conditions, the proposed concept is activated for 1s then it is deactivated. The deactivation of the suggested approach shows the performance of the drive system when conventional MMC is employed. The deactivation is made by operating the front-end H-bridge to generate positive \( V_{in} \) and operating the FBSM-MMC under conventional control without employing negative voltage states of the involved FBSMs. The corresponding capacitors voltages variations for 5Hz output frequency is shown in Fig. 6a. The results show that the effectiveness of the proposed arm-interchange concept in reducing the capacitor voltage ripple during low-frequency operation. Finally, the effect of the proposed concept deactivation during the zero-frequency operation is shown in Fig. 6b, where the capacitor voltages diverge after deactivation of the proposed concept, while they are balanced and bounded during its activation period, which elucidates the effectiveness of the proposed arm-interchange concept in zero-frequency operation.

A. PROPOSED METHOD VERSUS CIRCULATING CURRENT INJECTION

In this section, a comparison between the performance of the proposed architecture along with the interchange arm concept and the performance of the conventional HBSM-based MMC along with high-frequency circulating current injection during low-frequency operation is held to show the merits of the proposed approach. To achieve that, two simulation modes for both systems have been built and tested for the same operating condition. The parameters of both systems are defined as follows: DC input voltage is 20kV, number of SMs per arm is 4, SM capacitance of 5mF is employed, arm inductors of 2mH and 0.1mH with 0.1\( \Omega \) internal resistance are employed in the conventional MMC and the proposed options respectively, frequency of the injected current is 50Hz, carrier frequency of 2.4 kHz, V/f ratio is kept constant, load current of 200 A peak (at rated torque). The performances of both systems during 5Hz output frequency at rated torque condition are shown in Fig. 7. In the 5Hz output frequency, in order to maintain V/f ratio constant, the converter output voltage is reduced to 1 kV to keep constant machine flux. Fig. 7a shows that the conventional MMC along with high-frequency circulating current injection method is able to keep the voltages of the capacitors with low voltage ripple magnitude during the low-frequency operation, but with large arm current due to large injected circulating currents (arm current peak \( \approx 400\text{A} \) at 200A load current peak). This, in turn, means operating with high current stresses on the employed semiconductor devices. On the other hand, Fig. 7b shows the performance of the proposed architecture along with the interchange arm concept for the same operating condition.
The results show that the proposed approach is able to be operated successfully with bounded and balanced capacitors voltages during low-frequency condition with lower current stresses. The arm currents are limited to approximately 125A peak at 200A load current peak, i.e., switches with low current ratings can be employed with the proposed approach. This means that the proposed approach provides lower current stresses compared to the conventional MMC along with high-frequency circulating current injection technique.

VI. EXPERIMENTAL VALIDATION

A single-phase scaled-down prototype of the proposed hybrid MMC was implemented, as shown in Fig.8, where its schematic diagram is shown in Fig.9. The experimental setup parameters are given in Table I. The experimental setup has been used to show different scenarios. Fig.10 shows the output voltage and current along with capacitors voltages when the output frequency is changed from 0 Hz to 30 Hz while applying the proposed arm-interchange concept. Fig.10 shows that the capacitor voltages are balanced and bounded along with the whole range of the output frequency.

Fig.11 shows the experimental results in case of output frequency change for 16 Hz to 32 Hz. In case of 16Hz (i.e., below the frequency limit, $f_d$), the proposed arm-interchange concept is applied, and front-end H-bridge is operated to generate bipolar square-wave, as shown in Fig.11. On the other hand, in case of 32 Hz (i.e., above the frequency limit), the arm-interchange concept is deactivated, and the front-end H-bridge is operated to generate positive input voltage, i.e., positive $V_{in}$. Fig.10 shows that the output voltage and current are generated successfully with the desired frequency across the load.

Finally, Figs.12 and 13 show the performance of the proposed hybrid MMC converter at 2 Hz and 5Hz output frequency, respectively. Figs.12a and 13a show the load current along with the arm currents in each case. The load current is generated successfully with the desired frequency, while the arm currents have two frequency components, the output frequency component and the swapping frequency component due to applying the arm-interchange concept. Figs.12b and 13b show the corresponding capacitor voltages.

VII. CONCLUSION

In this paper, a new hybrid MMC-based converter is proposed for AC drives applications. The proposed configuration has a multilevel output voltage with low $dv/dt$ stresses. The proposed configuration, along with the proposed arm-interchange concept, can provide successful operation for loaded zero-/low-frequency conditions in AC motor drive systems, where balanced, bounded capacitors voltages with low voltage ripple are guaranteed with the proposed approach without increases the arm current stresses. Detailed illustration and design of the proposed architecture have been presented. Simulation and experimental results are presented to show the viability of the proposed approach for AC motor drive application.
voltages when the proposed arm-interchange concept is activated, and (c) capacitors voltages when the proposed arm-interchange concept is deactivated.

FIGURE 13. Experimental results for an output frequency of 5 Hz. (a) load current (CH1) along with arm currents (CH2 and CH3), (b) capacitors voltages when the proposed arm-interchange concept is activated and (c) capacitors voltages when the proposed arm-interchange concept is deactivated.

REFERENCES


