Voltage-Controlled Domain Wall Motion-Based Neuron and Stochastic Magnetic Tunnel Junction Synapse for Neuromorphic Computing Applications

AIJAZ H. LONE¹ (Graduate Student Member, IEEE), S. AMARA¹ (Member, IEEE),
and H. FARIBORZI¹ (Member, IEEE)

Computer, Electrical and Mathematical Science and Engineering Division, King Abdullah University of Science and Technology,
Thuwal 23955, Saudi Arabia

CORRESPONDING AUTHOR: A. H. LONE (ajiaz.lone@kaust.edu.sa)

This article has supplementary downloadable material available at <https://doi.org/10.1109/JXCDC.2021.3138038>, provided by the authors.

ABSTRACT This work discusses the proposal of a spintronic neuromorphic system with spin orbit torque-driven domain wall motion (DWM)-based neurons and synapses. We propose a voltage-controlled magnetic anisotropy DWM-based magnetic tunnel junction (MTJ) neuron. We investigate how the electric field at the gate (pinning site), generated by the voltage signals from pre-neurons, modulates the DWM, which reflects in the nonlinear switching behavior of neuron magnetization. For the implementation of synaptic weights, we propose a 3-terminal MTJ with stochastic DWM in the free layer. We incorporate intrinsic pinning effects by creating triangular notches on the sides of the free layer. The pinning of the domain wall and intrinsic thermal noise of the device lead to the stochastic behavior of DWM. The control of this stochasticity by the spin orbit torque is shown to realize the potentiation and depression of the synaptic weight. The micromagnetics and spin transport studies in synapses and neurons are carried out by developing a coupled micromagnetic non-equilibrium Green's function (*MuMag-NEGF*) model. The minimization of the writing current pulsewidth by leveraging the thermal noise and demagnetization energy is also presented. Finally, we discuss the implementation of digit recognition by the proposed system using a spike time-dependent algorithm.

INDEX TERMS Domain wall motion (DWM), magnetic tunnel junction (MTJ), neuromorphic computing, pattern recognition, spin orbit torque, thermal effects, voltage-controlled neuron.

I. INTRODUCTION

THE high energy-efficient computational power of brain has inspired a paradigm shift in hardware implementation of computing systems [1], [2]. The realization of deep neural networks (DNNs) on graphics processing unit (GPU) and application specific integrated circuits (ASICs) based on CMOS are limited by the high-energy cost associated with the Von-Neumann bottleneck [3]–[5]. In comparison to the CMOS implementation, the memristor-based neuromorphic computing is promising to be energy-efficient and scalable down to even 2 nm [6], [7]. Some spintronic devices such as magnetic tunnel junctions (MTJs), the basic building block of magnetic random access memories (MRAMs), are competitive candidates for the next-generation memory

applications, thanks to their non-volatility, high endurance, low power consumption, high operation speed, and integration capability [8], [9]. Moreover, the scaling of the MTJ dimensions changes the switching characteristics of the MTJ from the non-volatile and deterministic switching [10], [11] to the super-paramagnetic and stochastic behavior [12], [13]. In recent years, the MTJ has been widely used in neuromorphic computing as neurons [14] and synapses [15]. Furthermore, with advances in device fabrication technologies, new thermally stable and topologically protected spin textures such as domain walls and skyrmions have emerged. The synapses and neurons based on these emergent spintronic phenomenon have been widely used in the neuromorphic computing [16], [17].

The voltage control of the surface magnetic anisotropy (VCMA) in the 5d transition metals results in temporary lowering of energy barrier during the switching process [18]. Thus, application of voltage along with spin transfer torque or spin orbit torque in the MTJ switching is promising to be more energy-efficient [19]. The VCMA is driven by the electric field dependence of the 5d-orbital occupancy of the interface atoms [20]. The electric field control of these devices has attracted extensive attention in memory and logic applications, as it provides an efficient way to improve the data storage density [21], [22]. The domain wall velocity in a magnetic layer varies with change in the surface anisotropy by VCMA [23]. Moreover, VCMA improves the magnetic domain nucleation and storage density in a chip [24]. The voltage control of magnetic domain traps shows that a pinning strength of 650 Oe is easily achievable, which is enough to stop a domain wall moving with 20 m/s [25]. The MTJ with the domain wall motion (DWM)-based magnetization switching of the free layer has been shown to provide multilevel weights for a spin-based neuron model [26]. Thus, these devices have been used for energy-efficient implementation of the neuromorphic computing solutions such as spike time-dependent plasticity (STDP) [27] and unsupervised spintronic clustering [28]. The combined neuromorphic unit consisting of DWM-based synapse and nanomagnet neurons has shown 95% lower power consumption compared to CMOS counterparts [26].

This work discusses the proposal of a spintronic neuromorphic system with a spin orbit torque-driven DWM-based neurons and synapses. The DWM in the neuron is controlled by the electric field at the gate and this electric field is generated by voltage signals from the pre-neurons. The application of voltage as input and output variable helps in reducing power consumption, as pinning site can be turned ON/OFF only when required. Furthermore, it provides better fan-out as post-neuron output from the first stage can drive a large number of neurons of the next stage, which is going to play an important role in the realization of large-scale neuromorphic architectures. So, the proposed device structure is a 4-terminal MTJ device in which the write, read, and control paths are completely decoupled from each other, providing more flexibility in tuning the neuron behavior. For the implementation of the synaptic weight, we propose a 3-terminal MTJ with stochastic DWM in the free layer. The edge roughness causes the intrinsic pinning of the domain wall which leads to the stochastic behavior of DWM in the presence of spin transfer torque and/or spin orbit torque [29]. We have incorporated these intrinsic pinning effects by creating triangular notches on the sides of the free layer. For modeling the micromagnetics and spin transport in the synapse and neuron, we developed a micromagnetic non-equilibrium Green's function (*MuMag-NEGF*) coupled model. We show that thermal effects plus the domain wall pinning results in stochastic DWM but stochasticity can be tuned by the external current in the form of a spin orbit torque. We also explain how leveraging the thermal noise,

FIGURE 1. (a) Voltage-controlled neuron with the reference layer of length 50 nm, for realization of spiking neuron output. (b) For the same current density, the device with larger reference layer, length $L = 170$ nm, switches gradually, thus the sigmoid function of the tunable slope can be realized. (c) MTJ-Synapse device structure with notches for artificial pinning and stochasticity.

demagnetization energy, and anisotropy energy can minimize the writing current pulsewidth. Finally, using STDP learning algorithm, we discuss the implementation of neuromorphic circuit for digit recognition application. We end by concluding a basic summary of our results and discussing the future prospects of our work.

II. VOLTAGE-CONTROLLED NEURON AND STOCHASTIC SYNAPSE DEVICES

The proposed neuromorphic system is based on a 3T-MTJ with an extended free layer with dimensions $512 \times 128 \times 2$ nm³. The free layer is having a domain wall as shown in Fig. 1(a). The reference layer and the tunnel barrier are placed toward the right with width same as the free layer but the effective MTJ length is varied in order to capture the neuron output characteristics. The easy axis of the free and reference layers lies in the z -direction. Depending upon the length of the reference layer, the neuron output voltage switches from low to high as a sharp spike for small dimensions or it switches gradually for larger dimensions as shown in Fig. 1(b), resulting in nonlinear sigmoid type thresholding. The DWM is driven by the spin orbit torque generated at the free layer (CoFeB)/heavy metal (Pt) interface. The direction of DWM depends upon the charge current direction in the heavy metal. Charge current moving in the $-x$ -direction (electrons in the $+x$ -direction) drives DWM right, whereas charge current in $+x$ drives DWM in the $-x$ -direction. Since we have put the reference layer toward right of the origin, a short negative current pulse is used to drive the neuron throughout our simulation. The extra gate

(oxide layer) is placed at the 30 nm right between the origin and the MTJ. This small oxide layer acts as the gate by controlling the surface anisotropy of the free layer below the gate oxide. The electric field at the gate/free layer interface modulates the 5d-orbital occupancy of surface's atoms which varies the surface's anisotropy [30]. The current signals from the pre-neurons after getting weighted by their respective synapses add up and generate gate voltage. Depending upon the sign and magnitude of gate voltage, the anisotropy can be increased or reduced by few percent (5%). This results in the increasing of the DW velocity, reduction of DW velocity, or complete pinning of DW.

Fig. 1(c) shows the MTJ synapse device structure with dimensions $1 \mu\text{m} \times 128 \text{ nm} \times 2 \text{ nm}$. We consider the domain wall at the origin (0) and it moves in both $+x$ and $-x$ with the application of charge current across the heavy metal. The magnetic free layer/heavy metal interface generates SOT which acts as the main driving force for the DWM. For the realization of the thermally stable resistance values, the domain wall should remain stable in the absence of an external bias. Thus, we create artificial pinning in our design which can be justified by the interface roughness resulting in some intrinsic pinning of the DW. We model this pinning by creating small (5–10) nm triangular notches in the free layer sides. In the presence of thermal noise and pinning, the DWM becomes stochastic but, by applying a proper number of positive and/or negative SOT pulses, the DW ends up either in the right end with current in $-x$ -axis or it moves left in the presence of $+x$ directed current pulses.

III. SYNAPSE AND NEURON MODELING

For modeling the micromagnetics and spin transport in synapses and neurons, we developed a *MuMag-NEGF* coupled model as shown in Fig. 2(a). The micromagnetic simulations were carried out using MuMax having Landau Lipsitz Gilbert (LLG) equation as the basic magnetization dynamics computing unit [31]. The LLG in the absence of any spin transfer torque or spin orbit torque term describes the magnetization evolution by

$$\frac{d\hat{m}}{dt} = \frac{-\gamma}{1+\alpha^2} [\hat{m} \times \mathbf{H}_{\text{eff}} + \hat{m} \times (\hat{m} \times \mathbf{H}_{\text{eff}})] \quad (1)$$

where $\hat{m}$ is the normalized magnetization vector, γ is the gyromagnetic ratio, α is the Gilbert damping coefficient, and $\mathbf{H}_{\text{eff}} = (-1/\mu_0 M_S)(\delta E/\delta \mathbf{m})$ is the effective magnetic field around which magnetization process. The total magnetic energy of the free layer includes exchange energy, Zeeman energy, uniaxial anisotropy energy, demagnetization energy, and any other energy terms [32]

$$E(\mathbf{m}) = \int_V [(A \nabla \mathbf{m})^2 - \mu_0 \mathbf{M} \cdot \mathbf{H}_{\text{ext}} - \frac{\mu_0}{2} \mathbf{M} \cdot \mathbf{H}_d - \vec{K}_U \cdot \mathbf{M}] dv. \quad (2)$$

We also include the thermal noise term into our simulations by adding a random field term H_{th} as a function of

FIGURE 2. (a) MuMax coupled NEGF model for micromagnetics and spin transport study of synapses and neurons. (b) Pictorial representation of NEGF formulation of the neuron and synapse for computation of resistance (weight) and post-neuron output.

the temperature with properties [33] such as zero mean and spatially-temporally uncorrelated

$$\langle H_{\text{th}}(\mathbf{r}, t) \rangle = 0 \quad (3)$$

$$\langle H_{\text{th}}(\mathbf{r}, t) \cdot \langle H_{\text{th}}(\mathbf{r}', t') \rangle = \frac{2k_B T \alpha}{M_S \gamma} \delta(\mathbf{r} - \mathbf{r}') \delta(t - t'). \quad (4)$$

By adopting the method from [34], [35], we add spin orbit torque as a custom field term in MuMax

$$\begin{aligned} \tau_{\text{SOT}} = & -\frac{\gamma}{1+\alpha^2} a_J [(1 + \xi \alpha) \mathbf{m} \times (\mathbf{m} \times \mathbf{p}) \\ & + (\xi - \alpha)(\mathbf{m} \times \mathbf{p})] \\ a_J = & \left| \frac{\hbar}{2M_S e \mu_0} \frac{\theta_{\text{SH}j}}{d} \right| \text{ and } \mathbf{p} = \text{sign}(\theta_{\text{SH}}) \mathbf{j} \times \mathbf{n} \end{aligned} \quad (5)$$

where θ_{SH} is the spin Hall coefficient of the material, j is the current density, and d is the free layer thickness.

The magnetization of the free layer computed from *MuMax* acts as the input variable to the spin transport (*NEGF*) module which computes the time evolution of the synapse resistance and the neuron output. We use effective mass tight binding and mode space approach method to formulate the MTJ device as shown in Fig. 2(b) [36]. The complete device Hamiltonian is expressed as [37]

$$H_D = H_{\text{LFM}} + H_{I1} + H_{\text{TB}} + H_{I2} + H_{\text{RFM}} \quad (6)$$

where H_D is the complete device Hamiltonian consisting of the H_{LFM} , H_{I1} , H_{TB} , and H_{RFM} corresponding to the Hamiltonians of left FM, interface, TB, and right FM, respectively. The Hamiltonian is described in terms of onsite potential ε_0 , and hopping parameter t is given by

$$t = \frac{-\hbar^2}{2ma^2} \quad (7)$$

where $\hbar$, m , and a are reduced Planck's constant, and effective mass of the electron and lattice spacing in the model, respectively. The retarded Green's function describing this device is computed as per [19]

$$G^R(E) = \left[(E + i\eta) - H - \sum L - \sum R \right]^{-1} \quad (8)$$

and advanced Green's function as

$$G^A(E) = G^R(E)^+ \quad (9)$$

where E is the energy range of interest in the transport direction and E is computed from the band structure (E, k).

Solving it further, the current between unit cells k and $k + 1$ is computed by

$$I_{C\sigma} = \text{trace} \left\{ \sum_{k_i} C_{\sigma} \frac{i}{\hbar} \left\{ H_{k, k+1} G_{k+1, k}^n \right\} \right\} \quad (10)$$

$$R_{\text{syn}} = \frac{V_{\text{PreN}}}{I_{\text{MTJ}}} \quad (11)$$

$$V_{\text{PostN}} = V_{\text{Read}} - I_{\text{PostN}} R_F. \quad (12)$$

IV. RESULTS AND DISCUSSION

The voltage control of the DWM is shown in Fig. 3. The voltage control of the surface magnetic anisotropy is expressed by [38]

$$K_S(V) = K_S(0) - \frac{\xi E}{t_F} \quad (13)$$

where $K_S(V)$ is the anisotropy at voltage V , E is the electric field across oxide, ξ is the VCMA coefficient, and t_F is the thickness of the free layer. In Fig. 3(a), we observe that for the zero bias at the gate, the domain wall moves at an average velocity of 22.5 m/s, in the presence of the spin orbit torque. For the positive bias at the gate, the surface anisotropy of the region below the gate is reduced depending upon the magnitude of the gate voltage. Table 1 presents the relationship between the gate voltage required for pinning of the domain wall and the magnitude of the VCMA coefficient. We observe that if $\xi = 77$ and $t_F = 1$ nm, we need $V_{\text{gate}} = 1.53$ V to completely pin the domain wall. But if value of $\xi = 130$ for the same free layer thickness, we need $V_{\text{gate}} = 0.9$ V for complete pinning. Thus, with more advancements in the material engineering in VCMA-based device, we should be able to operate the proposed devices at smaller voltages.

For our device simulations, we consider $\xi = 77$ and $t_F = 1$ nm which corresponds to gate voltage = 1.53 V. In the case of a positive gate voltage of magnitude 1.53 V, the domain wall velocity is increased to 27.5 m/s. The negative gate voltage of same magnitude increases the surface anisotropy, resulting in the reduction of domain wall velocity and the domain wall gets completely pinned for voltage above this threshold value. The domain wall velocity variation with VCMA has also been reported by [20]. Fig. 3(b) shows the effect of gate voltage on domain wall velocity. We can observe that for $V_G = 0$ V, the domain wall velocity

FIGURE 3. (a) Voltage control of the DWM. (b) DW—speed for zero bias and negative bias case. (c) Neuron threshold function modulation versus the area of the effective MTJ. (d) DW—Chirality switching at the pinning site this results in DW motion in the opposite direction.

increases monotonically but for $V_G = -0.76$ V velocity first increases then effect of pinning comes into picture at around 3 ns and at exactly 6 ns we observe the velocity reducing to near zero value. This indicates complete pinning of the domain wall. The driving current for all simulations is 6×10^{11} A/m². In Fig. 3(c), we show the response of MTJ-neuron magnetization for different cross-sectional areas. For the same magnitude of current, we observe that if the length of the reference layer is small, the domain wall traverses this length abruptly, which reflects in the spike type neuron output. As we increase the length, the output voltage starts changing gradually. Thus, for spiking type neurons, we prefer the smaller effective MTJ length, whereas larger

TABLE 1. Variation of Surface Anisotropy With Gate Voltage for Different VCMA Coefficients and Ferromagnet Thickness

$\xi(\mu J m^{-2} / (V nm^{-1})^{-1})$	$t_F(nm)$	$\Delta K_S(\%)$	$V_g(V)$
77	1.5	1	1.14
77 [35]	1.5	2	2.29
77	1	1	0.76
77	1	2	1.53
130 [35]	1	1	0.45
130	1	2	0.9

effective MTJ lengths can be useful for the realization of the sigmoid-type threshold functions. Thus, by proper device fabrication, we can adjust the slope of the neuron thresholding function as per learning algorithm requirement. In Fig. 3(d), the domain wall configuration at different locations across the free layer clearly shows a chirality change at the pinning site. This results in DW-motion in the opposite direction.

Fig. 4(a) shows the domain wall position and post-neuron output voltage as function of the gate voltage. The domain wall moves more right with increase in the gate voltage and this gets reflected in the increased post neuron output voltage. The neuron output voltage is given by

$$V_{PostN} = V_{Read} - I_{PostN} R_F. \quad (14)$$

The increasing neuron output voltage indicates reduction in post-neuron current. Thus, the MTJ gradually switches from parallel to antiparallel state. The magnitude of neuron output voltage is controlled by the gate voltage. In Fig. 4(b), we show the response of the post-neuron with respect to the magnitude of the driving pulse current density. The neuron output voltage response is linear for lower current density J , which becomes nonlinear for current density around $1.5 \times 10^{12} \text{ A/m}^2$ and starts to saturate at $J = 2.5 \times 10^{12} \text{ A/m}^2$. Thus, by tuning the gate bias and driving current simultaneously, we can adjust the thresholding function of the post-neuron as shown in Fig. 4(d). We clearly observe that the slope of the magnetization evolution with current density of the MTJ neuron is a strong function of the gate voltage. The slope for positive gate voltage is steep compared to slope for negative gate voltage. So, the proposed neuron device structure is more flexible to adjustments in behavior of the thresholding function which is valuable to deep learning community.

The energy per neuron operation versus domain wall velocity scaling for large and small length effective MTJ is presented in Fig. 4(c) in which we observe that the domain wall velocity increases sharply for low energies but a saturating behavior is seen after 0.15 pJ energy. In addition to that, for the same energy, the velocity of larger length MTJ is slightly higher. The time evolution of the synaptic weight in terms of 3T-MTJ resistance and domain wall position is shown in Fig. 5. For the realization of the better thermal stability and non-volatile weights, the temporary domain wall pinning is important as domain wall moves across the free layer.

FIGURE 4. (a) Domain wall position and post-neuron output voltage controlled by the gate bias. (b) Post-neuron output response for the driving current density showing more flexibility in adjusting the behavior of the thresholding function. (c) Normalized magnetization versus current density for varying gate voltage. (d) Energy per neuron operation (4 ns) versus domain wall velocity scaling for large and small length effective. Note that the current density considered for study in (a) is $2 \times 10^{12} \text{ A/m}^2$ and the gate voltage for (b) is 0 V.

In neuron device in the absence of gate voltage, the relation between DW position and free layer magnetization is almost similar and linear. So, we can express magnetization in terms of DW position by

$$m = \frac{2X}{L} \quad (15)$$

where X is the DW position and L is the free layer length

$$X = 0 \rightarrow m = 0, X = L/2 \rightarrow m = 1$$

$$\text{and } X = -L/2 \rightarrow m = -1.$$

In Fig. 5(a), we clearly observe the pinning and depinning of the domain wall at different sites across the free layer length.

FIGURE 5. (a) Time evolution of domain wall position during the training phase showing potentiation and depression. (b) Synaptic weight evolution in terms of 3T-MTJ synapse resistance for potentiation and depression. (c) Input pulse train with positive current pulses of magnitude 0.3 mA results in the synaptic depression.

In our proposed device structure, the thermal noise adds to the stochastic DW behavior caused by pinning. By stochastic we mean the DW motion between two pinning points is random. Considering DW having pinning site on its left and other site on its right. With application of current the DW starts to move right (+x) but the pinning barrier reflects it in (-x). Likewise, as it starts approaching the left pinning site it gets reflected in (+x) it. Thus, unless we increase the current pulse width or magnitude, we see a stochastic DWM behavior. The stochasticity is tunable with SOT. In the presence of more positive current pulses, we observe the domain wall moving righter and resistance is increased correspondingly which indicates synaptic weight depression, while the dominating number of negative current pulses results in the DWM more toward left. Consequently, the resistance is decreased indicating synaptic weight potentiation as shown in Fig. 5(b). Fig. 5(c) shows free layer magnetization evolution in the presence of SOT pulse train as the domain wall moves. The evolution in magnetization is fed into the NEGF module to compute resistance/weight evolution. The amplitude of current pulse in both cases is 0.3 mA. More details about input pulses are provided in the *supplementary material*. The TMR value considered in our simulations is around 100 and resistance of MTJ in parallel/antiparallel state as computed by the NEGF module is 422/825 Ω . The depinning current density is around 2×10^{11} A/m².

FIGURE 6. (a) DWM after a small current spike. (b) Domain wall velocity is reduced by three times but still enough for reliable neuron operation.

To analyze the impact of temperature and demagnetization on the performance of both neuron and synapse performance, we simulated the devices in the presence of the thermal noise with temperature as parameter. In Fig. 6(a), we show that the presence of thermal noise and demagnetization field help in reducing the energy dissipation during the neuron operation. For different driving current pulses with varying pulsewidth, we show that if the driving current is switched off just around time 1 ns, the domain wall persists its motion as shown in Fig. 6(a). But, for reliable detection, the pulsewidth should be above 1 ns.

In Fig. 6(b), we observe that in the absence of any current via heavy metal, the domain wall velocity is reduced from average 60–20 m/s but domain wall velocity is still enough for a reliable writing operation. Thus, we have a tradeoff between energy dissipation and writing time.

The effect of temperature on synapse resistance is shown in Fig. 7(a) and (b). Where we show that the evolution of synapse resistance in time is random. With temperatures increasing, the resistance begins to drop sharply indicating increased domain wall velocity. Increasing temperature results in sharper drop and the critical point in time for this behavior shifts more toward origin. The critical point is at 2 ns for 300 K and drops to 1.6 ns for 340 K. The free layer magnetization shows an increasing trend with temperature, but the behavior is stochastic.

V. NEUROMORPHIC CIRCUIT IMPLEMENTATION

Based on the proposed neuron device structure and following the STDP learning algorithm for the image recognition in Fig. 8(a), we present the feedforward neural architecture for the implementation of the digit recognition by the circuit. The neuromorphic circuit for digit recognition applications is based on the voltage-controlled neuron and stochastic domain wall synapses in a cross-bar architecture. The circuit also

FIGURE 7. (a) Synapse resistance (weight) time evolution for increasing temperatures shows sharp resistance roll-off after 1.6 ns for high temperatures. (b) Free layer magnetization versus temperature.

consists of the sensing unit and weight update circuitry as shown in Fig. 8(b). The circuit description of weight unit and sensing unit is provided in the *supplementary material*. For the reduced complexity, we represent the image by 5×4 pixel geometry where each pixel can take values from 0 to 250 mV, where 0 represents completely dark pixel and 50 mV corresponds to bright pixel. The pre-neuron layer consists of 20 neurons each representing a pixel from image and post-neuron layer has total ten neurons representing digits from 0 to 9, respectively. The number of synapses (domain wall MTJs) is 200. For training network for digit 1, we first give a small (-0.7 V) negative voltage bias to post-neuron-1 and all other post-neurons are biased more negatively (-1.5 V) to ensure inhibition. The circuit is presented with the pre-neuron voltage pulses where each bright digit pixel has 250 mV amplitude and background noise is below 20 mV.

The total voltage drop across the biasing resistor (transistor) at the post neuron gate is

$$V_G(i) = R_G \times J(i) + V_B(i)$$

where $V_B(i)$ is the post-neuron- i bias voltage, $J(i)$ is the net current via gate transistor, and is computed by

$$J(i) = \sum_{k=1}^n \frac{V_{Pre}(k)}{W_{ik}}.$$

Since post-neuron-1 is biased less negatively, in the absence of any current coming from the pre-neurons, the surface anisotropy below gate remains high by around 1%–2%, thus causing domain wall pinning, even if we turn on the driving current pulse at terminal T_3 . As soon as the network is

FIGURE 8. (a) Basic feedforward network involving neurons and synapses in discussion for the circuit representation of the digit recognition application. (b) Neuromorphic circuit schematic for the STDP-based digit recognition implementation. (c) Analytical fitting (average) of the time evolution of the domain wall position computed with micromagnetic simulations.

presented with the training pulses, the gate voltage at post-neuron-1 switches from negative to positive which increases the DW velocity, thus the neuron is on. At the same time, a short current pulse of current density -2×10^{12} A/m² flows via heavy metal, driving DW toward right which gets detected by the effective MTJ.

The domain wall velocity determines the slope of the post-neuron output and once the neuron fires, the small output signal is detected by the sensing unit. The sensing unit switches on the transistor M1 and switches off M2, thus the circuit is ready for weight update phase. The weight update unit follows the STDP weight update algorithm. The unit takes pre-neuron and post-neuron signals as a gate input. For the positive correlation between pre-neuron and post-neuron, the domain wall synapses are potentiated with a greater number of positive current pulses, whereas for negative and zero correlation, synapses are depressed by providing more negative current pulses. The system-level implementation of the

FIGURE 9. (a) Resistance of synapses connected to winner neuron after 60 ns of training showing all the digit pixel synapses at 443 Ω and background synapses at 785 Ω . (b) Output voltage (amplified) of post-neurons 1 and 2 showing with training the post-neuron-1 begins to accept more and more digit pixel signals, while the all-other post-neurons show opposite trend as their voltage decreases.

STDP for pattern recognition based on these devices is realized by first fitting the synaptic potentiation and depression computed.

The main operation of transistor M3 is to act as a resistor across which the pre-neuron voltage drops for the gate control of anisotropy. M3 receives either zero voltage from pre-neuron or a positive voltage. When it receives zero, the pre-neuron and the associated synapse is disconnected as M2 acts like a switch to couple and de-couple the M3 and post-neuron from synapse-pre-neuron circuitry. When the output neuron fires, the sensing unit switches on the transistor M1 and switches off M2, thus the circuit is ready for weight update phase and M3 is off during this phase. Thus, VDS3 of M3 does not have any effect on the synaptic weight as M3 is on receives current

$$V_{ik}(\text{Avg}) = V_{\text{AVG}} Y(k) \quad (16a)$$

$$X_{ik}(t) = \int_0^t \alpha V_{ik}(\text{Avg}) dt \quad (16b)$$

$$R_{ikS} = R_P \left[\frac{\frac{L}{2} + X_{ik}(t)}{L} \right] + R_{AP} \left[\frac{\frac{L}{2} - X_{ik}(t)}{L} \right]. \quad (16c)$$

Fig. 8(c) shows the analytical expression matching the micro-magnetic simulations quite well as an average fit. We consider the analytical model for the system-level implementation along with results computed from NEGF-MuMax model to simulate the circuit behavior using MATLAB. The different MOSFET switches are implemented as conditional statements based on the input from pre-neuron, synapse, and post-neuron as per the STDP rule discussed earlier.

We train the network for digit (1) for 60 ns and as shown in Fig. 9, the synapse resistance corresponding to the digit pixels have evolved into low-resistance state (potentiation), while the background synapses have evolved into high-resistance state (depression). Fig. 9(b) shows the evolution of post-neuron output voltage during the learning phase. For the same amount of pre-neuron voltage, we observe that the Vp1 is increasing with time, so more current flows via heavy metal of post-neuron Vp1 which makes Vp1 the winner neuron. While rest of the neurons Vp2–Vp10 show a gradually decreasing neuron output which corresponds to the depression of the synapses connecting pre-neurons with rest of the post-neurons. Next, we present the neuron with noisy input (1) as the circuit has adopted itself according to pattern 1 the output voltage of post-neuron-1 is highest among all other neurons.

Furthermore, depending upon the number of neurons in the first layer, the recognition accuracy is increased as more voltage will be reaching the gate terminal which increases the domain wall velocity. Importantly, the speed can be further increased if the driving pulse receives input from the pre-neurons itself, thus an increasing current density will automatically increase accuracy.

VI. CONCLUSION

In this article, we proposed a versatile and energy-efficient spintronic voltage-controlled neuron which can be tuned by current as well. The dual control provides for the more flexibility in designing neuron threshold function. Furthermore, the fan-out is increased as both input and output are voltage. We have also designed the stochastic domain wall MTJ-based synapse. In order to study and optimize the performance of the MTJ neuron and synapse, a coupled NEGF-MuMAX model is developed. Furthermore, the effect of temperature on the performance in terms of DW velocity of these devices shows how we can take advantage from thermal noise, demagnetization energy, and anisotropy energy to reduce the writing energy in these devices. Using the proposed neuron and synapse device structure, we have demonstrated on-chip stochastic dynamic learning by adopting the STDP as the learning algorithm. At the end of the training phase, we demonstrated that all pattern synapses stochastically evolve into low-resistance state (high weight), while the remaining background synapses are in high-resistance state (low weight).

REFERENCES

- [1] W. Zhang *et al.*, “Neuro-inspired computing chips,” *Nature Electron.*, vol. 3, no. 7, pp. 371–382, Jul. 2020, doi: [10.1038/s41928-020-0435-7](https://doi.org/10.1038/s41928-020-0435-7).
- [2] M. Davies *et al.*, “Loihi: A neuromorphic manycore processor with on-chip learning,” *IEEE Micro*, vol. 38, no. 1, pp. 82–99, Jan. 2018, doi: [10.1109/MM.2018.112130359](https://doi.org/10.1109/MM.2018.112130359).
- [3] H. A. D. Nguyen, J. Yu, L. Xie, M. Taouil, S. Hamdioui, and D. Fey, “Memristive devices for computing: Beyond CMOS and beyond von Neumann,” in *Proc. IEEE/IFIP Int. Conf. VLSI Syst. VLSI-SoC*, vol. 1, Oct. 2017, pp. 1–10, doi: [10.1109/VLSI-SoC.2017.8203479](https://doi.org/10.1109/VLSI-SoC.2017.8203479).
- [4] P. A. Merolla *et al.*, “Memristive and CMOS devices for Neuromorphic Computing,” *Materials*, vol. 13, no. 1, p. 166, 2020.

- [5] J. M. Cruz-Albrecht, M. W. Yung, and N. Srinivasa, "Energy-efficient neuron, synapse and STDP integrated circuits," *IEEE Trans. Biomed. Circuits Syst.*, vol. 6, no. 3, pp. 246–256, Jun. 2012, doi: [10.1109/TBCAS.2011.2174152](#).
- [6] V. Milo, G. Malavena, C. M. Compagnoni, and D. Ielmini, "Memristive and CMOS devices for neuromorphic computing," *Materials*, vol. 13, no. 1, p. 166, Jan. 2020, doi: [10.3390/ma13010166](#).
- [7] S. Pi, C. Li, H. Jiang, W. Xia, H. Xin, J. J. Yang, and Q. Xia, "Memristor crossbar arrays with 6-nm half-pitch and 2-nm critical dimension," *Nature Nanotechnol.*, vol. 14, pp. 35–39, Nov. 2018, doi: [10.1038/s41565-018-0302-0](#).
- [8] N. Maciel, E. Marques, L. Naviner, Y. Zhou, and H. Cai, "Magnetic tunnel junction applications," *Sensors*, vol. 20, no. 1, pp. 1–20, 2020, doi: [10.3390/s20010121](#).
- [9] F. N. Van Dau, "International law_braune," *Nat. Mater.*, vol. 6, no. 11, pp. 813–823, 2007. [Online]. Available: <http://www.nature.com/articles/nmat20240>
- [10] K. Watanabe, B. Jinnai, S. Fukami, H. Sato, and H. Ohno, "Shape anisotropy revisited in single-digit nanometer magnetic tunnel junctions," *Nature Commun.*, vol. 9, no. 1, pp. 5–10, Dec. 2018, doi: [10.1038/s41467-018-03003-7](#).
- [11] E. C. I. Enobio, M. Bersweiler, H. Sato, S. Fukami, and H. Ohno, "Evaluation of energy barrier of CoFeB/MgO magnetic tunnel junctions with perpendicular easy axis using retention time measurement," *Jpn. J. Appl. Phys.*, vol. 57, no. 4, pp. 10–13, 2018, doi: [10.7567/JJAP.57.04FN08](#).
- [12] M. W. Daniels, A. Madhavan, P. Talatchian, A. Mizrahi, and M. D. Stiles, "Energy-efficient stochastic computing with superparamagnetic tunnel junctions," 2019, *arXiv:1911.11204*.
- [13] A. Mizrahi et al., "Neural-like computing with populations of superparamagnetic basis functions," *Nature Commun.*, vol. 9, no. 1, pp. 1–12, Dec. 2018, doi: [10.1038/s41467-018-03963-w](#).
- [14] A. Sengupta and K. Roy, "Encoding neural and synaptic functionalities in electron spin: A pathway to efficient neuromorphic computing," 2017, *arXiv:1711.02235*.
- [15] G. Srinivasan, A. Sengupta, and K. Roy, "Magnetic tunnel junction based long-term short-term stochastic synapse for a spiking neural network with on-chip STDP learning," *Sci. Rep.*, vol. 6, no. 1, pp. 1–13, Jul. 2016, doi: [10.1038/srep29545](#).
- [16] C. H. Bennett et al., "Plasticity-enhanced domain-wall MTJ neural networks for energy-efficient online learning," 2020, *arXiv:2003.02357*.
- [17] A. Jaiswal, A. Agrawal, P. Panda, and K. Roy, "Neural computing with magnetoelectric domain-wall-based neurosynaptic devices," *IEEE Trans. Magn.*, vol. 57, no. 2, 2021, doi: [10.1109/TMAG.2020.3010712](#).
- [18] D. Chien et al., "Enhanced voltage-controlled magnetic anisotropy in magnetic tunnel junctions with an MgO/PZT/MgO tunnel barrier," *Appl. Phys. Lett.*, vol. 108, no. 11, 2016, Art. no. 112402, doi: [10.1063/1.4943023](#).
- [19] P. V. Ong, N. Kioussis, P. K. Amiri, and K. L. Wang, "Electric-field-driven magnetization switching and nonlinear magnetoelasticity in Au/FeCo/MgO heterostructures," *Sci. Rep.*, vol. 6, Jun. 2016, Art. no. 29815, doi: [10.1038/srep29815](#).
- [20] J. Zhang, P. V. Lukashev, S. S. Jaswal, and E. Y. Tsymlal, "Model of orbital populations for voltage-controlled magnetic anisotropy in transition-metal thin films," *Phys. Rev. B, Condens. Matter*, vol. 96, no. 1, pp. 27–28, Jul. 2017, doi: [10.1103/PhysRevB.96.014435](#).
- [21] F. N. Tan et al., "High velocity domain wall propagation using voltage controlled magnetic anisotropy," *Sci. Rep.*, vol. 9, no. 1, Dec. 2019, Art. no. 7369, doi: [10.1038/s41598-019-43843-x](#).
- [22] W. G. Wang and C. L. Chien, "Voltage-induced switching in magnetic tunnel junctions with perpendicular magnetic anisotropy," *J. Phys. D, Appl. Phys.*, vol. 46, no. 7, Feb. 2013, Art. no. 074004, doi: [10.1088/0022-3727/46/7/074004](#).
- [23] J. Nan et al., "Efficient magnetic domain nucleation and domain wall motion with voltage control magnetic anisotropy effect and Antiferromagnetic/Ferromagnetic coupling," *IEEE Trans. Magn.*, vol. 55, no. 7, pp. 1–4, Jul. 2019, doi: [10.1109/TMAG.2019.2913371](#).
- [24] L. Herrera Diez et al., "Electric-field assisted depinning and nucleation of magnetic domain walls in FePt/Al₂O₃/liquid gate structures," *Appl. Phys. Lett.*, vol. 104, no. 8, 2014, Art. no. 082413, doi: [10.1063/1.4867067](#).
- [25] U. Bauer, S. Emori, and G. S. D. Beach, "Voltage-controlled domain wall traps in ferromagnetic nanowires," *Nature Nanotechnol.*, vol. 8, no. 6, pp. 411–416, Jun. 2013, doi: [10.1038/nnano.2013.96](#).
- [26] M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Spin-based neuron model with domain-wall magnets as synapse," *IEEE Trans. Nanotechnol.*, vol. 11, no. 4, pp. 843–853, Jul. 2012, doi: [10.1109/TNANO.2012.2202125](#).
- [27] A. Sengupta, Z. Al Azim, X. Fong, and K. Roy, "Spin-orbit torque induced spike-timing dependent plasticity," *Appl. Phys. Lett.*, vol. 106, no. 9, 2015, doi: [10.1063/1.4914111](#).
- [28] A. Velasquez et al., "Unsupervised competitive hardware learning rule for spintronic clustering architecture," 2020, *arXiv:2003.11120*.
- [29] S. A. Siddiqui, S. Dutta, J. A. Currihan-Incorvia, C. A. Ross, and M. A. Baldo, "Effect of magnetostatic interactions on stochastic domain wall motion in sub-100 nm wide nanowires," *IEEE Magn. Lett.*, vol. 9, 2018, Art. no. 4101405, doi: [10.1109/LMAG.2017.2783354](#).
- [30] W. Z. Chen, L. N. Jiang, Z. R. Yan, Y. Zhu, C. H. Wan, and X. F. Han, "Origin of the large voltage-controlled magnetic anisotropy in a Cr/Fe/MgO junction with an ultrathin Fe layer: First-principles investigation," *Phys. Rev. B, Condens. Matter*, vol. 101, no. 14, Apr. 2020, Art. no. 144434, doi: [10.1103/PhysRevB.101.144434](#).
- [31] A. Vansteenkiste, J. Leliaert, M. Dvornik, M. Helsen, F. Garcia-Sanchez, and B. Van Waeyenberge, "The design and verification of MuMax3," *AIP Adv.*, vol. 4, no. 10, Oct. 2014, Art. no. 107133, doi: [10.1063/1.4899186](#).
- [32] S. Zhang and Z. Li, "Roles of nonequilibrium conduction electrons on the magnetization dynamics of ferromagnets," *Phys. Rev. Lett.*, vol. 93, no. 12, pp. 1–4, Sep. 2004, doi: [10.1103/PhysRevLett.93.127204](#).
- [33] W. F. Brown, Jr., "Thermal fluctuations of a single-domain particle," *J. Appl. Phys.*, vol. 34, no. 4, pp. 1319–1320, 1963, doi: [10.1063/1.1729489](#).
- [34] F. Büttner et al., "Field-free deterministic ultrafast creation of magnetic skyrmions by spin-orbit torques," *Nature Nanotechnol.*, vol. 12, no. 11, pp. 1040–1044, Nov. 2017, doi: [10.1038/nnano.2017.178](#).
- [35] J. Leliaert, M. Dvornik, J. Mulkers, J. De Clercq, and B. Van Waeyenberge, "Fast micromagnetic simulations on GPU—Recent advances made with," *J. Phys. D, Appl. Phys.*, vol. 51, no. 12, 2018, Art. no. 123002, doi: [10.1088/1361-6463/aaab1c](#).
- [36] A. H. Lone, S. Shringi, K. Mishra, and S. Srinivasan, "Cross-sectional area dependence of tunnel magnetoresistance, thermal stability, and critical current density in MTJ," *IEEE Trans. Magn.*, vol. 57, no. 2, Feb. 2021, Art. no. 4400410, doi: [10.1109/TMAG.2020.3039682](#).
- [37] D. Datta, B. Behin-Aein, S. Datta, and S. Salahuddin, "Voltage asymmetry of spin-transfer torques," *IEEE Trans. Nanotechnol.*, vol. 11, no. 2, pp. 261–272, Mar. 2012, doi: [10.1109/TNANO.2011.2163147](#).
- [38] Y. Zhang et al., "Partial spin absorption induced magnetization switching and its voltage-assisted improvement in an asymmetrical all spin logic device at the mesoscopic scale," *Appl. Phys. Lett.*, vol. 111, no. 5, Jul. 2017, Art. no. 052407, doi: [10.1063/1.4997422](#).

• • •