Contact materials for nanowire devices and nanoelectromechanical switches

Muhammad Mustafa Hussain and Jinhui Song

The impact of contact materials on the performance of nanostructured devices is expected to be significant. This is especially true since size scaling can increase the contact resistance and induce many unseen phenomenon and reactions that greatly impact device performance. Nanowire and nanoelectromechanical switches are two emerging nanoelectronic devices. Nanowires provide a unique opportunity to control the property of a material at an ultra-scaled dimension, whereas a nanoelectromechanical switch presents zero power consumption in its off state, as it is physically detached from the sensor anode. In this article, we specifically discuss contact material issues related to nanowire devices and nanoelectromechanical switches.

Introduction

Nanostructured devices with more exciting properties and performance capabilities continue to be discovered.¹ Yet, to make these devices commercially viable requires significant improvement both in fundamental understanding and technological innovation. The theme of this *MRS Bulletin* issue, contact materials, is no less important for nanowire devices and nanoelectromechanical switches than any of the other types of nanoelectronic devices. Due to their exceedingly small size, nanoscale devices present severe challenges in terms of contact resistance (see Equation 1 in the introductory article). For bulk materials, the ideal barrier could be theoretically described by $\phi_B = \phi_M - \chi_s$, where ϕ_M is the work function of metal, and χ_s is the electron affinity of a semiconductor. In reality, the theoretical barrier heights are hardly ever achieved mainly due to interfacial effects, such as the well-known Fermi-level pinning effect.² Fermi-level pinning can be explained by the metal-induced gap states theory, a quantum mechanics-based theory where the interface of metal and semiconductor adds a boundary condition to the Schrödinger's equation that describes the bandgap in semiconductors. The solutions are energy states that exist inside the bandgap of the semiconductor that can potentially pin the Fermi level. Achieving low resistance contacts hence requires that the Fermi-level pinning is mitigated.

Contacts to nanowires

Si nanowire devices are interesting because they stand to benefit from the vast existing Si industry experience, and, in fact, silicon nanowires have been made by many methods.³ The large surface area-to-volume ratio and exceedingly small size make it harder to obtain Si nanowire devices with the desired ohmic contacts or appropriate barrier heights compared to bulk Si. This is because of several issues such as nanowire size fluctuations, which can affect bandgap and barrier heights, especially for ultra-scaled (sub-20 nm diameter) nanowires;^{4,5} dopant fluctuations, where a dopant concentration difference of only a few atoms significantly alters the interface and wire size, affecting the bandgap;⁶ and surface states that have been observed in Si nanowires covered with thermal oxides.^{7,8} Despite these challenges, some nice work has been shown recently on single nanowire devices. For example, Woodruff et al. fabricated Si nanowire diodes with Ni and Ni₂Si contacts on *n*-type Si. They demonstrated ohmic contacts with Ni by heavily doping the Si nanowire and 0.69 eV barrier heights with Ni₂Si, which is similar to bulk Si barrier height values⁹ (see **Figure 1**). Other reports have shown that ohmic contacts to Si nanowires can be achieved, for example, with Al/Au contacts.¹⁰ So it appears that, in principle, ohmic contacts to single Si nanowires can be made.

Carbon nanotubes (CNTs) offer exceptional mobilities that make them attractive for nanodevice applications. One key issue

with CNTs is that they tend to have a Schottky barrier at the CNT/contact interface, which severely limits device performance.¹¹ The low dimensionality of the tubes and electrode geometry can contribute to this barrier formation. In addition, nanotube size fluctuations may lead to variation in the barrier height, as semiconducting CNTs have a diameter-dependent energy gap that roughly scales as $0.9 \text{ eV}/d \text{ (nm)}$, where d is the diameter of the CNT.¹² Thus, designing a contact material to obtain a desired barrier height will likely be difficult if CNT diameters are not tightly controlled. A CNT field-effect device with Pt contacts was demonstrated in 1998 by making three Pt metal contacts on one single-wall CNT,¹³ which is a semiconducting-type CNT. In **Figure 2**, the atomic force microscopy tapping mode image of the device is shown. According to the literature, the semiconducting CNT has a work function of 4.5 eV, while the work function of Pt is 5.7 eV. Consequently, the contact forms a Schottky barrier. Approaches to realize ohmic contacts on CNTs include using contacts with a work function larger than 4.8 eV or less than 4.2 eV, H₂ treatment (the Schottky barrier between metal contacts and the semiconducting CNT can be tuned by modifying the electrodes' work function by hydrogen treatment),¹⁴ vacuum anneal, and post-contact deposition anneal to desorb oxygen; all can help achieve a smaller barrier.^{12,15}

Devices based on other nanowire materials have been fabricated and have shown interesting effects. A systematic study on the contact in GaN nanowire devices was carried out by a group in Korea in 2006.¹⁶ The single-crystalline GaN nanowires were synthesized by thermal evaporation and were randomly dispersed on a *p*-type Si substrate, which has a 100-nm-thick SiO₂ layer. The source and drain electrodes were fabricated by sputtering Ti/Au. The source-drain *I-V* behavior was nonlinear, indicating non-ohmic behavior (**Figure 3** dotted line). When

the GaN nanowire device was illuminated with ultraviolet (UV) light, which has a photon energy larger than the nanowire's bandgap energy, the current-voltage curve changed to linear behavior, as shown in **Figure 3** (solid line), indicating that ohmic contacts were formed by introducing UV illumination. The possible reason for this behavior is that the UV illumination produced excess electrons moving to a different energy state in the nanowires, which narrowed the depletion region near the contact and formed a tunneling channel.

Different research groups have studied the contact between ZnO nanowires and metal, and the barrier height showed contact material dependence.^{17,18} Ohmic contacts formed when ZnO nanowires with Ti/Au electrodes were used.¹⁸ When the ZnO nanowire device was fabricated with Pt and Pt:Ga electrodes, Schottky contacts formed at the ZnO nanowire/Pt interface (**Figure 4**). The ZnO oxide *I-V* characteristics were changed using UV light (**Figure 4b**), indicating the possibility of using the nanowire as a UV detector.

Contact engineering for nanoelectromechanical switches

Another type of nanoscale device being addressed here is the nanoelectromechanical switching device. These devices will

Figure 4. (a) Current-voltage (I - V) characteristics of a ZnO nanowire device. Inset is a scanning electron microscopy image of the UV-detecting device made of a ZnO nanowire (black line connecting the Pt:Ga and Pt components). A schematic of the electronic circuit is also included as an inset. (b) The I - V curves of the device with and without UV illumination.¹⁸

present a different set of challenges, besides the common issues of contact resistance and barrier height seen with nanowire devices. These challenges include the requirement of low stress contacts and mechanical integrity of the contact interface with the active materials, particularly for the moving parts. With the physical scaling of advanced CMOS devices, the smaller dimensions of nanoelectromechanical (NEM) switches offer exciting opportunities, such as higher sensitivity, greater energy efficiency, and rapid switching, as well as a scaling benefit from the perspective of parallel data processing (multiple logic operations with one switching action). However, to ensure optimal performance, appropriate device architecture, advanced materials, and fabrication are required for their successful integration. In charge transport, especially in electron-based semiconductor devices, thermal voltage ($k_B T/q$), where k_B = Boltzman's constant, T = temperature, and q = charge, is not scalable, therefore limiting the scaling of the metal oxide semiconductor field-effect transistor (MOSFET) threshold voltage (V_t) and operating voltage (V_{dd}). To overcome this limit, alternative switching device designs^{19,20} that can achieve a less than 60 mV/decade subthreshold swing (SS) have been proposed and demonstrated. However, many of these devices fail to maintain the improved I_{on}/I_{off} across a range of V_{dd} values.

At the 2008 International Electron Devices Meeting, Kam et al. reported that dynamic energy can be reduced quadratically by decreasing V_{dd} , but to avoid an increased circuit delay, V_t must be decreased together with V_{dd} to maintain a high on-state drive current (I_{on}).²¹ Based on this analysis, if NEM switches can be fabricated with low surface forces and operated reliably over trillions of cycles, relay technology could improve energy efficiency dramatically over a wider range of performance.

To supplement this, Akarvardar et al.²² reported that the idea of combining an electrostatically actuated mechanical switch with a MOSFET was first introduced 40 years ago.²³ Hybrid microelectromechanical system (MEMS)/field-effect transistor (FET) structures were mainly used in gas²⁴⁻²⁷ and pressure sensing.^{28,29} Subsequently, the suspended gate FET (SGFET), a variant of the resonant-gate FET, was conceived as an abrupt

current switch.³⁰ dynamic threshold operation and the possibility of a sub-threshold swing below the 60 mV/decade limit were reported. Recently, the accumulation-mode SGFET was introduced as a promising device for high-performance logic circuits.³¹ It is shown that such a structure, in theory, can meet performance specifications in the *International Technology Roadmap for Semiconductors* for low power applications at a 25 nm gate length.²²

Two major design rules are currently competing to deliver the ultimate performance requirement. The first is based on a conventional vertically actuated cantilever that utilizes an accumulation-mode design. This design, has an operation state in which attraction between the polarity of pull-in (actuation) voltage and

the minority charges create a channel to enhance performance characteristics (**Figure 5a**).²² The gate electrode is assumed to be anchored on either side of the channel (in/out of the plane of the figure), thus forming a clamped-clamped beam (with a characteristic spring constant k) suspended over the channel. In the off state (gate voltage $V_g = 0$ V), the gate electrode is pulled down (so that it contacts the thin gate dielectric) due to the work function difference (Φ_{MS}) between the gate and the channel, which results in an attractive electrostatic force. The channel region is therefore fully depleted in the off state. Capacitive coupling between the gate and the channel is therefore maximized to suppress short-channel effects, and the device is in a high- V_t state. As V_g is increased, the depletion depth in the channel decreases, and hence more current can flow between the source and drain regions. V_g also serves to counteract Φ_{MS}

Figure 5. Architecture of conventional nanoelectromechanical systems (NEMS): (a) Profile view of vertically actuated NEMS, where the deflection is in the out-of-plane direction. (b) Top view of a laterally actuated NEMS with two actuation electrodes to implement a two-state switch. S, G, and D are source, gate, and drain, respectively.

to reduce the attractive electrostatic force between the gate and the channel. At a critical release voltage $V_{\text{pull-out}}$ (for which the electrostatic force equals the spring-restoring force of the gate), the gate abruptly pulls away from the channel. As a result, the depletion depth decreases, the channel current increases abruptly at $V_g = V_{\text{on}}$, and the device enters a low V_T state.

In contrast to the vertically actuated cantilever-based NEM switch, Akarvardar et al.³² introduced laterally actuated energy-reversible complementary nanoelectromechanical (ER CNEM) logic gates (Figure 5b). This design is like a pendulum. While moving toward one end with a biasing voltage (pull-in voltage) applied, the switch (cantilever) gathers potential energy. Because it behaves like a spring, after release from that end, the cantilever automatically starts moving toward the opposite direction. But now the motion is happening even without the application of a pull-in voltage on the other side. If appropriately designed, the cantilever can get close to, or even touch, the opposite end, thus reducing the pull-in voltage if applied from the other side. So, for the same delay, ER CNEM gates can operate at much lower supply voltages than conventional (CMOS-like) CNEM gates, and their reliability is significantly higher.

Contact materials for nanoelectromechanical devices

Usually MEMS and NEMS devices have unique structural characteristics, because they move mechanically under electric bias and then touch a specific sensor contact material at the end of the motion. Therefore, material choice and contact engineering are important factors in the successful fabrication of NEM switches. Conventional silicon and poly-SiGe materials are more popular in the MEMS world. However, in the nanoscale, these materials may pose a significant challenge, as their grain size and stress become dominating factors in defining their characteristics. To address these challenges, researchers such as Singh et al. have demonstrated a nanoscale electromechanical actuator device using an isolated nanoscale spring.³³ The four-turn Si nanosprings were grown using the oblique angle deposition technique with substrate rotation; they were rendered conductive by a 10-nm-thick Co layer applied using chemical vapor deposition. Bargatin et al. observed resonances from multiple vibrational modes of individual silicon-carbide-based nanomechanical resonators, covering a broad frequency range from several megahertz to over a gigahertz.³⁴ Jang et al. developed a titanium nitride (TiN)-based NEM switch using “top-down” CMOS fabrication methods. A cantilever-type NEM switch with a 15-nm-thick suspension air gap and a 35-nm-thick TiN beam was successfully fabricated and characterized.³⁵ It showed an essentially zero off current, an abrupt switching

with less than 3 mV/decade, and an on/off current ratio exceeding 10^5 in ambient air. Yamaguchi et al. demonstrated applying the self-organization growth technique to the fabrication of nanoscale mechanical structures.³⁷ They selectively etched a GaAs sacrificial layer under InAs wires preferentially grown in bunched steps on misoriented GaAs (110) surfaces, which led to the formation of single-crystal InAs nanoscale cantilevers.

An excellent choice of material for NEM switches would be an amorphous metal with a slightly tensile stress to induce an upward buckling of the structural material, thus giving it an extra degree of freedom so it will not fall down onto the contact pad. There is also increased interest in carbon-based materials such as CNTs or graphene. Based on a simulation to achieve a few volts of switching, the gap between the structural material and the contact needs to be in the sub-10 nm region.³⁶ Therefore, CNT or graphene seems to be a very reasonable choice. Based on inserting one-dimensional structure CNTs, nanowires, and molecular devices into an otherwise Si platform, several devices with the potential to boost CMOS circuit performance have been realized.³⁷⁻⁴⁴ Despite extensive research on CNTs since their discovery, several issues still need to be resolved. The most important of these is better reproducibility of the desired CNTs. Control over the CNT type (metallic or semiconducting), chirality, diameter, and placement in desired positions remains challenging.⁴⁵ Bunch et al. have fabricated NEM systems from single- and multilayer graphene sheets by mechanically exfoliating thin sheets from graphite over trenches in silicon oxide.⁴⁶ Appropriate contact material (metal with a higher modulus than poly-Si; therefore, the modulus of a composite beam will have a higher modulus than that of a poly-Si only beam) may increase stiffness in the NEM switches to achieve faster switching. Also, utilization of a metallic contact mitigates the oxide growth issue

on a poly-Si or crystalline Si beam sidewall. Higher switching frequency ($f_{\text{switching}}$) was observed with the metallic contact than the simulated value for a poly-Si switch of this length. A metallic contact increases stiffness, modifies the quality factor (Q), and thus increases $f_{\text{switching}}$, but at higher pull-in voltage, V_{pi} (a voltage applied to move the switch to one end). In the recent past, we have demonstrated an amorphous metal-based vertical metallic contact⁴⁷ (**Figure 6**) where a metallic film has been used to form the sidewall. Another demonstration uses a Pt-based metallic contact to reduce the contact resistance significantly.⁴⁸

NEM switches are making progress in many arenas. Low-speed switches have applications in reconfigurable circuits and power management. Intermediate speed switches may be useful for static and nonvolatile memory. Finally, high-speed NEM switches are promising for logic circuitry by hybridization with classical MOSFET devices. Although NEM switches offer zero standby power consumption because of their discontinuity with the contact, resulting in zero leakage current, their main limitation is switching speed because of mechanical motion-based switching. To successfully fabricate a NEM switch, structures must be compensated for residual and thermal stress (average and gradient), making symmetric structures preferable to cantilevers or membranes. Deformable structures must be made from amorphous or single crystalline materials (to avoid grain-size effects¹⁴). Conduction at the nanoscale must be better understood to improve the design. In macroscopic relays, where free particles have no effect, the dynamic electrode “scratches” the static electrode. This abrasive contact in NEMS is not an option. In test devices, switches are loaded through pads that have huge parasitic capacitance; therefore, the switches drain the uncontrolled current upon contact. In actual devices, this capacitance will be lower. Radio frequency ohmic switches that were tested in air (even with N_2 purge) failed due to polymerization of organic molecules on the contacting electrodes.¹¹ This failure mechanism turns ohmic switches into capacitive switches.

Hermetic packaging of test devices seems to be crucial. Casimir (a small attractive force that acts between two close parallel uncharged conducting plates, due to quantum vacuum fluctuations of the electromagnetic field) and van der Waals surface interaction forces must be better modeled and characterized with test structures having a gap between 2 and 15 nm (to calibrate the effects of finite conductivity and surface roughness). Surface interaction forces may be used to increase contact force and latch the switch in contact (turning the switch into non-volatile memory).

To move toward satisfying the criteria of choice of structural and contact material (preferably amorphous and slightly tensile), narrow gap formation, and appropriate sealing, lab-based demonstrations need to achieve reliable repeatability in fabrication and performance. Thus, choice of the right design and suitable contact material hold paramount importance.

Conclusion

Nanowire devices and nanoelectromechanical switches are emerging nanoelectronic devices. Their dimension scale is

within the favor of integrating billions of them to add more functionality to integrated circuits. At the same time, this size reduction enables them to offer unique properties. Nonetheless, to fabricate them, many engineering challenges need to be overcome, and contact engineering is one of them. Choosing the appropriate contact materials, compatibility of their deposition processes, and acceptable minimized sheet resistance, which is contrary to its increment because of size decrement, all play critical roles and open up opportunities for researchers.

References

1. M. Law, J. Goldberger, P. Yang, *Annu. Rev. Mater. Res.* **34**, 83 (2004).
2. R.E. Allen, *Phys. Rev. B* **25**, 1423 (1982).
3. V. Schmidt, J.V. Witemann, S. Senz, U. Gösele, *Adv. Mater.* **21**, 2681 (2009).
4. U. Landman, R.N. Barnett, A.G. Scherbakov, P. Avouris, *Phys. Rev. Lett.* **85** (9), 1958 (2000).
5. F. Leonard, A. Talin, *Phys. Rev. Lett.* **97**, 026804 (2006).
6. T. Hanrath, B.A. Korgel, *Proc. Inst. Mech. Eng. N, J. Nanoeng. Nanosyst.* **218** (2005).
7. J. Piscator, O. Engström, *Physica E* **40** (7), 2508 (2008).
8. K. Seo, S. Sharma, A.A. Yasseri, D.R. Stewart, T.I. Kamins, *Electrochem. Solid-State Lett.* **9**, G69 (2006).
9. S.M. Woodruff, N.S. Dellas, B.Z. Liu, S.M. Eichfeld, T.S. Mayer, J.M. Redwing, S.E. Mohny, *J. Vac. Sci. Technol., B* **26**, 1592 (2008).
10. S.J. Tans, A. Verschuere, C. Dekker, *Nature* **393**, 49 (1998).
11. M.P. Anantram, F. Leonard, *Rep. Prog. Phys.* **69**, 507 (2006).
12. P.L. McEuen, M. Fuhrer, H. Park, *IEEE Trans. Nanotechnol.* **1**, 78 (2002).
13. S. Heinze, J. Tersoff, R. Martel, V. Derycke, J. Appenzeller, Ph. Avouris, *Phys. Rev. Lett.* **89**, 106801 (2002).
14. A. Javey, J. Guo, Q. Wang, M. Lundstrom, H. Dai, *Nature* **424**, 654 (2003).
15. V. Derycke, R. Martel, J. Appenzeller, Ph. Avouris, *Appl. Phys. Lett.* **80**, 2773 (2002).
16. M.-H. Ham, J.-H. Choi, W. Hwang, C. Park, W.-Y. Lee, J.-M. Myoung, *Nanotechnology* **17**, 2203 (2006).
17. J. Zhou, Y. Gu, Y. Hu, W. Mai, P.-H. Yeh, G. Bao, A.K. Sood, D.L. Polla, Z.L. Wang, *Appl. Phys. Lett.* **94**, 191103 (2009).
18. T.-Y. Wei, P.-H. Yeh, S.-Y. Lu, Z.L. Wang, *J. Am. Chem. Soc.* **131**, 17690 (2009).
19. K. Gopalakrishnan, P.B. Griffin, J.D. Plummer, *Technical Digest of International Electron Devices Meeting*, **289** (2002).
20. W.Y. Choi, B.-G. Park, J.D. Lee, T.-J.K. Liu, *IEEE Electron Device Lett.* **28**, 743 (2007).
21. H. Kam, T.-J.K. Liu, E. Alon, M. Horowitz, *Technical Digest of International Electron Devices Meeting*, **1** (2008).
22. http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ERD.pdf
23. K. Akarvardar, C. Eggimann, D. Tsamados, Y.S. Chauhan, G.C. Wan, A.M. Ionescu, R.T. Howe, H.-S.P. Wong, *IEEE Trans. Electron Devices* **55**, 1 (2008).
24. H.C. Nathanson, W.E. Newell, R.A. Wickstrom, *IEEE Trans. Electron Devices* **14** (3), 117 (1967).
25. G. Blackburn, M. Levi, J. Janata, *Appl. Phys. Lett.* **43** (7), 700 (1983).
26. T. Sato, M. Shimizu, H. Uchida, T. Katsube, *Sens. Actuators, B* **20** (2/3), 213 (1994).
27. Z. Gergintschew, P. Kornetzky, D. Schipanski, *Sens. Actuators, B* **35/36** (1–3), 285 (1996).
28. J. Voorthuyzen, P. Bergveld, *Sens. Actuators, A* **14** (4), 349 (1988).
29. J. Huang, R. Howe, H. Lee, *Electron. Lett.* **25** (23), 1571 (1989).
30. A.M. Ionescu, V. Pott, R. Fritsch, K. Banerjee, M.J. Declercq, Ph. Renaud, C. Hibert, Ph. Fluckiger, G.-A. Racine, *Proc. ISQED* **2002**, 496 (2002).
31. H. Kam, D.T. Lee, R.T. Howe, T.-J. King, *IEDM Tech. Dig.* **463** (2005).
32. K. Akarvardar, D. Elata, R. Parsa, G.C. Wan, K. Yoo, J. Provine, P. Peumans, R.T. Howe, H.-S.P. Wong, *Technical Digest of International Electron Devices Meeting (IEDM)* **299** (2007).
33. J.P. Singh, D.-L. Liu, D.-X. Ye, R.C. Picu, T.-M. Lu, G.-C. Wang, *Appl. Phys. Lett.* **84**, 3657 (2004).
34. I. Bargatin, I. Kozinsky, M.L. Roukes, *Appl. Phys. Lett.* **90**, 093116 (2007).
35. W.W. Jang, J.O. Lee, J.-B. Yoon, M.-S. Kim, J.-M. Lee, S.-M. Kim, K.-H. Cho, D.-W. Kim, D. Park, W.-S. Lee, *Appl. Phys. Lett.* **92**, 103110 (2008).
36. K. Akarvardar, H. Wong, “Nanoelectromechanical Logic and Memory Devices,” presented at the ECS 2009 Summer Meeting.
37. M.Y.A. Yousif, P. Lundgren, F. Ghavanini, P. Enoksson, S. Bengtsson, *Nanotechnology* **19**, 285204 (2008).

38. S. Tans, A.R. Verchueren, C. Dekker, *Nature* **393**, 49 (1998).
 39. S.J. Tans, M.H. Devoret, H. Dai, A. Thess, R.E. Smalley, L.J. Geerligs, C. Dekker, *Nature* **386**, 474 (1997).
 40. Y.-M. Lin J. Appenzeller, Ph. Avouris, *Technical Digest of International Electron Devices Meeting (IEDM)* **687** (2004).
 41. A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. McIntyre, P. McEuen, M. Lundstrom, H.J. Dai, *Nat. Mater.* **1**, 241 (2002).
 42. A. Javey, J. Guo, M. Paulsson, Q. Wang, D. Mann, M. Lundstrom, H. Dai, *Phys. Rev. Lett.* **92**, 106804 (2004).
 43. D.V. Singh, K.A. Jenkins, J. Appenzeller, *Electron. Lett.* **41**, 280 (2005).
 44. S. Ilani, L.A.K. Donev, M. Kindermann, P.L. McEuen, *Nat. Phys.* **2**, 687 (2006).
 45. G. Rebeiz, J.B. Muldavin, *IEEE Microwave Mag.* **2**, 59 (2001).
 46. J.S. Bunch, A.M. Zande, S.S. Verbridge, I.W. Frank, D.M. Tanenbaum, J.M. Parpia, H.G. Craighead, P.L. McEuen, *Science* **315** (5811) 490 (2007).
 47. M.M. Hussain, C.E. Smith, D. Elata, K. Akarvardar, R. Parsa, K. Yoo, J. Provine, J. Williams, K. Rader, J. Barnett, C. Park, M. Cruz, P.D. Kirsch, H.-S.P. Wong, R.T. Howe, R. Jammy, NATO Advanced Research Workshop on Advanced Materials and Technologies for Micro/Nano Devices, Sensors and Actuators, St. Petersburg, Russia (2009).
 48. R. Parsa, S. Chong, N. Patil, K. Akarvardar, J. Provine, D. Lee, D. Elata, S. Mitra, H.-S.P. Wong, R.T. Howe, *Solid-State Sensors, Actuators, and Microsystems Workshop* **7** (2010). □

www.materialsforenergy.org

Join the Conversation on the **Materials for Energy Blog**

- ◆ **READ** about bioremediation for oil spills, materials availability for electric vehicles, or the hottest superconductors
- ◆ **CONTRIBUTE** your thoughts to the developing stories
- ◆ **SUBSCRIBE** to the Materials for Energy RSS feed
- ◆ **SHARE** the news with friends and colleagues—
Link to Facebook, LinkedIn, Twitter and other social media

CRYOGENIC PROBE STATIONS

Temperatures from 1.5 K – 675 K
 Measurements from DC to 67 GHz
 Probe up to 4-inch wafers
 Up to 6 micro-manipulated probe arms
 Vertical or horizontal field magnets
 Cryogen-free ■ Load-lock ■ High vacuum

LakeShore®

Phone: (614) 891-2244 Fax: (614) 818-1600
 info@lakeshore.com www.lakeshore.com