Architectural optimizations for low-power K-best MIMO decoders

Handle URI:
http://hdl.handle.net/10754/561423
Title:
Architectural optimizations for low-power K-best MIMO decoders
Authors:
Mondal, Sudip; Eltawil, Ahmed M.; Salama, Khaled N. ( 0000-0001-7742-1282 )
Abstract:
Maximum-likelihood (ML) detection for higher order multiple-input-multiple-output (MIMO) systems faces a major challenge in computational complexity. This limits the practicality of these systems from an implementation point of view, particularly for mobile battery-operated devices. In this paper, we propose a modified approach for MIMO detection, which takes advantage of the quadratic-amplitude modulation (QAM) constellation structure to accelerate the detection procedure. This approach achieves low-power operation by extending the minimum number of paths and reducing the number of required computations for each path extension, which results in an order-of-magnitude reduction in computations in comparison with existing algorithms. This paper also describes the very-large-scale integration (VLSI) design of the low-power path metric computation unit. The approach is applied to a 4 × 4, 64-QAM MIMO detector system. Results show negligible performance degradation compared with conventional algorithms while reducing the complexity by more than 50%. © 2009 IEEE.
KAUST Department:
Electrical Engineering Program; Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division; Sensors Lab
Publisher:
Institute of Electrical and Electronics Engineers
Journal:
IEEE Transactions on Vehicular Technology
Issue Date:
Sep-2009
DOI:
10.1109/TVT.2009.2017548
Type:
Article
ISSN:
00189545
Sponsors:
Manuscript received January 29, 2009. First published March 16, 2009; current version published August 14, 2009. This work was supported in part by the Center for Automation Technologies and Systems under a block grant from the New York State Foundation for Science, Technology, and Innovation and Grant 2006-IJ-CX-K044 from the National Institute of Justice under the Department of Justice. The review of this paper was coordinated by Dr. H. H. Nguyen.
Appears in Collections:
Articles; Electrical Engineering Program; Sensors Lab; Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) Division

Full metadata record

DC FieldValue Language
dc.contributor.authorMondal, Sudipen
dc.contributor.authorEltawil, Ahmed M.en
dc.contributor.authorSalama, Khaled N.en
dc.date.accessioned2015-08-02T09:10:53Zen
dc.date.available2015-08-02T09:10:53Zen
dc.date.issued2009-09en
dc.identifier.issn00189545en
dc.identifier.doi10.1109/TVT.2009.2017548en
dc.identifier.urihttp://hdl.handle.net/10754/561423en
dc.description.abstractMaximum-likelihood (ML) detection for higher order multiple-input-multiple-output (MIMO) systems faces a major challenge in computational complexity. This limits the practicality of these systems from an implementation point of view, particularly for mobile battery-operated devices. In this paper, we propose a modified approach for MIMO detection, which takes advantage of the quadratic-amplitude modulation (QAM) constellation structure to accelerate the detection procedure. This approach achieves low-power operation by extending the minimum number of paths and reducing the number of required computations for each path extension, which results in an order-of-magnitude reduction in computations in comparison with existing algorithms. This paper also describes the very-large-scale integration (VLSI) design of the low-power path metric computation unit. The approach is applied to a 4 × 4, 64-QAM MIMO detector system. Results show negligible performance degradation compared with conventional algorithms while reducing the complexity by more than 50%. © 2009 IEEE.en
dc.description.sponsorshipManuscript received January 29, 2009. First published March 16, 2009; current version published August 14, 2009. This work was supported in part by the Center for Automation Technologies and Systems under a block grant from the New York State Foundation for Science, Technology, and Innovation and Grant 2006-IJ-CX-K044 from the National Institute of Justice under the Department of Justice. The review of this paper was coordinated by Dr. H. H. Nguyen.en
dc.publisherInstitute of Electrical and Electronics Engineersen
dc.subjectK-best decodersen
dc.subjectLow poweren
dc.subjectMultiple-input-multiple-output (MIMO)en
dc.subjectSphere decodersen
dc.subjectWirelessen
dc.titleArchitectural optimizations for low-power K-best MIMO decodersen
dc.typeArticleen
dc.contributor.departmentElectrical Engineering Programen
dc.contributor.departmentComputer, Electrical and Mathematical Sciences and Engineering (CEMSE) Divisionen
dc.contributor.departmentSensors Laben
dc.identifier.journalIEEE Transactions on Vehicular Technologyen
dc.contributor.institutionCypress Semiconductors Corporation, San Jose, CA 95134, United Statesen
dc.contributor.institutionDepartment of Electrical, Computers and Systems Engineering, Rensselaer Polytechnic Institute, Troy, NY 12180, United Statesen
dc.contributor.institutionDepartment of Electrical Engineering and Computer Science, University of California, Irvine, CA 92697, United Statesen
kaust.authorSalama, Khaled N.en
All Items in KAUST are protected by copyright, with all rights reserved, unless otherwise indicated.